\n
address_offset : 0x0 Bytes (0x0)
size : 0x48 byte (0x0)
mem_usage : registers
protection : not protected
BEE Control Register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
BEE_ENABLE : BEE enable bit
bits : 0 - 0 (1 bit)
access : read-write
Enumeration:
0 : BEE_ENABLE_0
Disable BEE
0x1 : BEE_ENABLE_1
Enable BEE
End of enumeration elements list.
CTRL_CLK_EN : Clock enable input, low inactive
bits : 1 - 1 (1 bit)
access : read-write
CTRL_SFTRST_N : Soft reset input, low active
bits : 2 - 2 (1 bit)
access : read-write
KEY_VALID : AES-128 key is ready
bits : 4 - 4 (1 bit)
access : read-write
KEY_REGION_SEL : AES key region select
bits : 5 - 5 (1 bit)
access : read-write
Enumeration:
0 : KEY_REGION_SEL_0
Load AES key for region0
0x1 : KEY_REGION_SEL_1
Load AES key for region1
End of enumeration elements list.
AC_PROT_EN : Enable access permission control When AC_PROT_EN is asserted, all encrypted regions are limited to be ARM core access only
bits : 6 - 6 (1 bit)
access : read-write
LITTLE_ENDIAN : Endian swap control for the 16 bytes input and output data of AES core.
bits : 7 - 7 (1 bit)
access : read-write
Enumeration:
0 : LITTLE_ENDIAN_0
The input and output data of the AES core is swapped as below: {B15,B14,B13,B12,B11,B10,B9,B8, B7,B6,B5,B4,B3,B2,B1,B0} swap to {B0,B1,B2,B3,B4,B5,B6,B7, B8,B9,B10,B11,B12,B13,B14,B15}, where B0~B15 refers to Byte0 to Byte15.
0x1 : LITTLE_ENDIAN_1
The input and output data of AES core is not swapped.
End of enumeration elements list.
SECURITY_LEVEL_R0 : Security level of the allowed access for memory region0
bits : 8 - 9 (2 bit)
access : read-write
CTRL_AES_MODE_R0 : AES mode of region0
bits : 10 - 10 (1 bit)
access : read-write
Enumeration:
0 : CTRL_AES_MODE_R0_0
ECB
0x1 : CTRL_AES_MODE_R0_1
CTR
End of enumeration elements list.
SECURITY_LEVEL_R1 : Security level of the allowed access for memory region1
bits : 12 - 13 (2 bit)
access : read-write
CTRL_AES_MODE_R1 : AES mode of region1
bits : 14 - 14 (1 bit)
access : read-write
Enumeration:
0 : CTRL_AES_MODE_R1_0
ECB
0x1 : CTRL_AES_MODE_R1_1
CTR
End of enumeration elements list.
BEE_ENABLE_LOCK : Lock bit for bee_enable
bits : 16 - 16 (1 bit)
access : read-write
CTRL_CLK_EN_LOCK : Lock bit for ctrl_clk_en
bits : 17 - 17 (1 bit)
access : read-write
CTRL_SFTRST_N_LOCK : Lock bit for ctrl_sftrst
bits : 18 - 18 (1 bit)
access : read-write
REGION1_ADDR_LOCK : Lock bit for region1 address boundary
bits : 19 - 19 (1 bit)
access : read-write
KEY_VALID_LOCK : Lock bit for key_valid
bits : 20 - 20 (1 bit)
access : read-write
KEY_REGION_SEL_LOCK : Lock bit for key_region_sel
bits : 21 - 21 (1 bit)
access : read-write
AC_PROT_EN_LOCK : Lock bit for ac_prot
bits : 22 - 22 (1 bit)
access : read-write
LITTLE_ENDIAN_LOCK : Lock bit for little_endian
bits : 23 - 23 (1 bit)
access : read-write
SECURITY_LEVEL_R0_LOCK : Lock bits for security_level_r0
bits : 24 - 25 (2 bit)
access : read-write
CTRL_AES_MODE_R0_LOCK : Lock bit for region0 ctrl_aes_mode
bits : 26 - 26 (1 bit)
access : read-write
REGION0_KEY_LOCK : Lock bit for region0 AES key
bits : 27 - 27 (1 bit)
access : read-write
SECURITY_LEVEL_R1_LOCK : Lock bits for security_level_r1
bits : 28 - 29 (2 bit)
access : read-write
CTRL_AES_MODE_R1_LOCK : Lock bit for region1 ctrl_aes_mode
bits : 30 - 30 (1 bit)
access : read-write
REGION1_KEY_LOCK : Lock bit for region1 AES key
bits : 31 - 31 (1 bit)
access : read-write
no description available
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
KEY1 : AES 128 key from software
bits : 0 - 31 (32 bit)
access : read-write
no description available
address_offset : 0x14 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
KEY2 : AES 128 key from software
bits : 0 - 31 (32 bit)
access : read-write
no description available
address_offset : 0x18 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
KEY3 : AES 128 key from software
bits : 0 - 31 (32 bit)
access : read-write
no description available
address_offset : 0x1C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
IRQ_VEC : bit 7: Protected region-3 access violation bit 6: Protected region-2 access violation bit 5: Protected region-1 access violation bit 4: Protected region-0 access violation bit 3: Region-1 read channel security violation bit 2: Read channel illegal access detected bit 1: Region-0 read channel security violation bit 0: Disable abort
bits : 0 - 7 (8 bit)
access : read-write
BEE_IDLE : 1'b1: BEE is idle; 1'b0: BEE is active
bits : 8 - 8 (1 bit)
access : read-only
no description available
address_offset : 0x20 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
NONCE00 : Nonce0 from software for CTR, for region0. Nonce0={Nonce03,Nonce02,Nonce01,Nonce00}
bits : 0 - 31 (32 bit)
access : write-only
no description available
address_offset : 0x24 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
NONCE01 : Nonce0 from software for CTR, for region0. Nonce0={Nonce03,Nonce02,Nonce01,Nonce00}
bits : 0 - 31 (32 bit)
access : write-only
no description available
address_offset : 0x28 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
NONCE02 : Nonce0 from software for CTR, for region0. Nonce0={Nonce03,Nonce02,Nonce01,Nonce00}
bits : 0 - 31 (32 bit)
access : write-only
no description available
address_offset : 0x2C Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
NONCE03 : Nonce0 from software for CTR, for region0. Nonce0={Nonce03,Nonce02,Nonce01,Nonce00}
bits : 0 - 31 (32 bit)
access : write-only
no description available
address_offset : 0x30 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
NONCE10 : Nonce1 from software for CTR, for region1. Nonce1={Nonce13,Nonce12,Nonce11,Nonce10}
bits : 0 - 31 (32 bit)
access : write-only
no description available
address_offset : 0x34 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
NONCE11 : Nonce1 from software for CTR, for region1. Nonce1={Nonce13,Nonce12,Nonce11,Nonce10}
bits : 0 - 31 (32 bit)
access : write-only
no description available
address_offset : 0x38 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
NONCE12 : Nonce1 from software for CTR, for region1. Nonce1={Nonce13,Nonce12,Nonce11,Nonce10}
bits : 0 - 31 (32 bit)
access : write-only
no description available
address_offset : 0x3C Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
NONCE13 : Nonce1 from software for CTR, for region1. Nonce1={Nonce13,Nonce12,Nonce11,Nonce10}
bits : 0 - 31 (32 bit)
access : write-only
no description available
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
ADDR_OFFSET0 : Signed offset for BEE region 0
bits : 0 - 15 (16 bit)
access : read-write
ADDR_OFFSET0_LOCK : Lock bits for addr_offset0
bits : 16 - 31 (16 bit)
access : read-write
no description available
address_offset : 0x40 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
REGION1_TOP : Address upper limit of region1
bits : 0 - 31 (32 bit)
access : read-write
no description available
address_offset : 0x44 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
REGION1_BOT : Address lower limit of region1
bits : 0 - 31 (32 bit)
access : read-write
no description available
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
ADDR_OFFSET1 : Signed offset for BEE region 1
bits : 0 - 15 (16 bit)
access : read-write
ADDR_OFFSET1_LOCK : Lock bits for addr_offset1
bits : 16 - 31 (16 bit)
access : read-write
no description available
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
KEY0 : AES 128 key from software
bits : 0 - 31 (32 bit)
access : read-write
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.