\n

CACHE64

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x4000 byte (0x0)
mem_usage : registers
protection : not protected

Registers

CCR

CLCR

CSAR

CCVR


CCR

Cache control register
address_offset : 0x800 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CCR CCR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ENCACHE ENWRBUF INVW0 PUSHW0 INVW1 PUSHW1 GO

ENCACHE : Cache enable
bits : 0 - 0 (1 bit)
access : read-write

Enumeration:

0 : disabled

Cache disabled

0x1 : enabled

Cache enabled

End of enumeration elements list.

ENWRBUF : Enable Write Buffer
bits : 1 - 1 (1 bit)
access : read-write

Enumeration:

0 : disabled

Write buffer disabled

0x1 : enabled

Write buffer enabled

End of enumeration elements list.

INVW0 : Invalidate Way 0
bits : 24 - 24 (1 bit)
access : read-write

Enumeration:

0 : no_operation

No operation

0x1 : invw0

When setting the GO bit, invalidate all lines in way 0.

End of enumeration elements list.

PUSHW0 : Push Way 0
bits : 25 - 25 (1 bit)
access : read-write

Enumeration:

0 : no_operation

No operation

0x1 : pushw0

When setting the GO bit, push all modified lines in way 0

End of enumeration elements list.

INVW1 : Invalidate Way 1
bits : 26 - 26 (1 bit)
access : read-write

Enumeration:

0 : no_operation

No operation

0x1 : invw1

When setting the GO bit, invalidate all lines in way 1

End of enumeration elements list.

PUSHW1 : Push Way 1
bits : 27 - 27 (1 bit)
access : read-write

Enumeration:

0 : no_operation

No operation

0x1 : pushw1

When setting the GO bit, push all modified lines in way 1

End of enumeration elements list.

GO : Initiate Cache Command
bits : 31 - 31 (1 bit)
access : read-write

Enumeration:

0 : no_effect

Write: no effect. Read: no cache command active.

0x1 : init_cmd

Write: initiate command indicated by bits 27-24. Read: cache command active.

End of enumeration elements list.


CLCR

Cache line control register
address_offset : 0x804 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CLCR CLCR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 LGO CACHEADDR WSEL TDSEL LCIVB LCIMB LCWAY LCMD LADSEL LACC

LGO : Initiate Cache Line Command
bits : 0 - 0 (1 bit)
access : read-write

Enumeration:

0 : no_effect

Write: no effect. Read: no line command active.

0x1 : init_cmd

Write: initiate line command indicated by bits 27-24. Read: line command active.

End of enumeration elements list.

CACHEADDR : Cache address
bits : 2 - 13 (12 bit)
access : read-write

WSEL : Way select
bits : 14 - 14 (1 bit)
access : read-write

Enumeration:

0 : way0

Way 0

0x1 : way1

Way 1

End of enumeration elements list.

TDSEL : Tag/Data Select
bits : 16 - 16 (1 bit)
access : read-write

Enumeration:

0 : data

Data

0x1 : tag

Tag

End of enumeration elements list.

LCIVB : Line Command Initial Valid Bit
bits : 20 - 20 (1 bit)
access : read-write

LCIMB : Line Command Initial Modified Bit
bits : 21 - 21 (1 bit)
access : read-write

LCWAY : Line Command Way
bits : 22 - 22 (1 bit)
access : read-write

LCMD : Line Command
bits : 24 - 25 (2 bit)
access : read-write

Enumeration:

0 : search_rw

Search and read or write

0x1 : invalidate

Invalidate

0x2 : push

Push

0x3 : clear

Clear

End of enumeration elements list.

LADSEL : Line Address Select
bits : 26 - 26 (1 bit)
access : read-write

Enumeration:

0 : cache_addr

Cache address

0x1 : phys_addr

Physical address

End of enumeration elements list.

LACC : Line access type
bits : 27 - 27 (1 bit)
access : read-write

Enumeration:

0 : read

Read

0x1 : write

Write

End of enumeration elements list.


CSAR

Cache search address register
address_offset : 0x808 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CSAR CSAR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 LGO PHYADDR27_1 PHYADDR31_29

LGO : Initiate Cache Line Command
bits : 0 - 0 (1 bit)
access : read-write

Enumeration:

0 : no_effect

Write: no effect. Read: no line command active.

0x1 : init_cmd

Write: initiate line command indicated by bits CLCR[27:24]. Read: line command active.

End of enumeration elements list.

PHYADDR27_1 : Physical Address
bits : 1 - 27 (27 bit)
access : read-write

PHYADDR31_29 : Physical Address
bits : 29 - 31 (3 bit)
access : read-write


CCVR

Cache read/write value register
address_offset : 0x80C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CCVR CCVR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 DATA

DATA : Cache read/write Data
bits : 0 - 31 (32 bit)
access : read-write



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.