\n
address_offset : 0x0 Bytes (0x0)
size : 0x18 byte (0x0)
mem_usage : registers
protection : not protected
SMC Version ID Register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
FEATURE : Feature Specification Number
bits : 0 - 15 (16 bit)
access : read-only
Enumeration:
0 : FEATURE_0
Standard features implemented
End of enumeration elements list.
MINOR : Minor Version Number
bits : 16 - 23 (8 bit)
access : read-only
MAJOR : Major Version Number
bits : 24 - 31 (8 bit)
access : read-only
Stop Control Register
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PSTOPO : Partial Stop Option
bits : 6 - 7 (2 bit)
access : read-write
Enumeration:
0 : PSTOPO_0
STOP - Normal Stop mode
0x1 : PSTOPO_1
PSTOP1 - Partial Stop with both system and bus clocks disabled
0x2 : PSTOPO_2
PSTOP2 - Partial Stop with system clock disabled and bus clock enabled
End of enumeration elements list.
Power Mode Status register
address_offset : 0x14 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
PMSTAT : Power Mode Status
bits : 0 - 7 (8 bit)
access : read-only
SMC Parameter Register
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
EHSRUN : Existence of HSRUN feature
bits : 0 - 0 (1 bit)
access : read-only
Enumeration:
0 : EHSRUN_0
The feature is not available.
0x1 : EHSRUN_1
The feature is available.
End of enumeration elements list.
ELLS : Existence of LLS feature
bits : 3 - 3 (1 bit)
access : read-only
Enumeration:
0 : ELLS_0
The feature is not available.
0x1 : ELLS_1
The feature is available.
End of enumeration elements list.
ELLS2 : Existence of LLS2 feature
bits : 5 - 5 (1 bit)
access : read-only
Enumeration:
0 : ELLS2_0
The feature is not available.
0x1 : ELLS2_1
The feature is available.
End of enumeration elements list.
EVLLS0 : Existence of VLLS0 feature
bits : 6 - 6 (1 bit)
access : read-only
Enumeration:
0 : EVLLS0_0
The feature is not available.
0x1 : EVLLS0_1
The feature is available.
End of enumeration elements list.
Power Mode Protection register
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
AVLP : Allow Very-Low-Power Modes
bits : 5 - 5 (1 bit)
access : read-write
Enumeration:
0 : AVLP_0
VLPR, VLPW, and VLPS are not allowed.
0x1 : AVLP_1
VLPR, VLPW, and VLPS are allowed.
End of enumeration elements list.
Power Mode Control register
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
STOPM : Stop Mode Control
bits : 0 - 2 (3 bit)
access : read-write
Enumeration:
0 : STOPM_0
Normal Stop (STOP)
0x2 : STOPM_2
Very-Low-Power Stop (VLPS)
0x6 : STOPM_6
Reseved
End of enumeration elements list.
STOPA : Stop Aborted
bits : 3 - 3 (1 bit)
access : read-only
Enumeration:
0 : STOPA_0
The previous stop mode entry was successful.
0x1 : STOPA_1
The previous stop mode entry was aborted.
End of enumeration elements list.
RUNM : Run Mode Control
bits : 5 - 6 (2 bit)
access : read-write
Enumeration:
0 : RUNM_0
Normal Run mode (RUN)
0x2 : RUNM_2
Very-Low-Power Run mode (VLPR)
End of enumeration elements list.
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.