\n

MATRIX

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x200 byte (0x0)
mem_usage : registers
protection : not protected

Registers

MCFG[0]

MCFG0

SCFG[2]

CCFG_SYSIO

SCFG[3]

WPMR

WPSR

MCFG[1]

MCFG1

SCFG0

SCFG1

SCFG2

SCFG3

MCFG2

SCFG[0]

PRAS0

PRAS1

PRAS2

PRAS3

MCFG[2]

SCFG[1]


MCFG[0]

Master Configuration Register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

MCFG[0] MCFG[0] read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ULBT

ULBT : Undefined Length Burst Type
bits : 0 - 2 (3 bit)
access : read-write


MCFG0

Master Configuration Register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0

MCFG0 MCFG0 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ULBT

ULBT : Undefined Length Burst Type
bits : 0 - 2 (3 bit)
access : read-write


SCFG[2]

Slave Configuration Register
address_offset : 0x10C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SCFG[2] SCFG[2] read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SLOT_CYCLE DEFMSTR_TYPE FIXED_DEFMSTR ARBT

SLOT_CYCLE : Maximum Number of Allowed Cycles for a Burst
bits : 0 - 7 (8 bit)
access : read-write

DEFMSTR_TYPE : Default Master Type
bits : 16 - 17 (2 bit)
access : read-write

FIXED_DEFMSTR : Fixed Default Master
bits : 18 - 20 (3 bit)
access : read-write

ARBT : Arbitration Type
bits : 24 - 25 (2 bit)
access : read-write


CCFG_SYSIO

System I/O Configuration register
address_offset : 0x114 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CCFG_SYSIO CCFG_SYSIO read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SYSIO4 SYSIO5 SYSIO6 SYSIO7 SYSIO12

SYSIO4 : PB4 or TDI Assignment
bits : 4 - 4 (1 bit)
access : read-write

SYSIO5 : PB5 or TDO/TRACESWO Assignment
bits : 5 - 5 (1 bit)
access : read-write

SYSIO6 : PB6 or TMS/SWDIO Assignment
bits : 6 - 6 (1 bit)
access : read-write

SYSIO7 : PB7 or TCK/SWCLK Assignment
bits : 7 - 7 (1 bit)
access : read-write

SYSIO12 : PB12 or ERASE Assignment
bits : 12 - 12 (1 bit)
access : read-write


SCFG[3]

Slave Configuration Register
address_offset : 0x158 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SCFG[3] SCFG[3] read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SLOT_CYCLE DEFMSTR_TYPE FIXED_DEFMSTR ARBT

SLOT_CYCLE : Maximum Number of Allowed Cycles for a Burst
bits : 0 - 7 (8 bit)
access : read-write

DEFMSTR_TYPE : Default Master Type
bits : 16 - 17 (2 bit)
access : read-write

FIXED_DEFMSTR : Fixed Default Master
bits : 18 - 20 (3 bit)
access : read-write

ARBT : Arbitration Type
bits : 24 - 25 (2 bit)
access : read-write


WPMR

Write Protect Mode Register
address_offset : 0x1E4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

WPMR WPMR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 WPEN WPKEY

WPEN : Write Protect ENable
bits : 0 - 0 (1 bit)
access : read-write

WPKEY : Write Protect KEY (Write-only)
bits : 8 - 31 (24 bit)
access : read-write


WPSR

Write Protect Status Register
address_offset : 0x1E8 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

WPSR WPSR read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 WPVS WPVSRC

WPVS : Write Protect Violation Status
bits : 0 - 0 (1 bit)
access : read-only

WPVSRC : Write Protect Violation Source
bits : 8 - 23 (16 bit)
access : read-only


MCFG[1]

Master Configuration Register
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

MCFG[1] MCFG[1] read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ULBT

ULBT : Undefined Length Burst Type
bits : 0 - 2 (3 bit)
access : read-write


MCFG1

Master Configuration Register
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0

MCFG1 MCFG1 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ULBT

ULBT : Undefined Length Burst Type
bits : 0 - 2 (3 bit)
access : read-write


SCFG0

Slave Configuration Register
address_offset : 0x40 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0

SCFG0 SCFG0 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SLOT_CYCLE DEFMSTR_TYPE FIXED_DEFMSTR ARBT

SLOT_CYCLE : Maximum Number of Allowed Cycles for a Burst
bits : 0 - 7 (8 bit)
access : read-write

DEFMSTR_TYPE : Default Master Type
bits : 16 - 17 (2 bit)
access : read-write

FIXED_DEFMSTR : Fixed Default Master
bits : 18 - 20 (3 bit)
access : read-write

ARBT : Arbitration Type
bits : 24 - 25 (2 bit)
access : read-write


SCFG1

Slave Configuration Register
address_offset : 0x44 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0

SCFG1 SCFG1 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SLOT_CYCLE DEFMSTR_TYPE FIXED_DEFMSTR ARBT

SLOT_CYCLE : Maximum Number of Allowed Cycles for a Burst
bits : 0 - 7 (8 bit)
access : read-write

DEFMSTR_TYPE : Default Master Type
bits : 16 - 17 (2 bit)
access : read-write

FIXED_DEFMSTR : Fixed Default Master
bits : 18 - 20 (3 bit)
access : read-write

ARBT : Arbitration Type
bits : 24 - 25 (2 bit)
access : read-write


SCFG2

Slave Configuration Register
address_offset : 0x48 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0

SCFG2 SCFG2 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SLOT_CYCLE DEFMSTR_TYPE FIXED_DEFMSTR ARBT

SLOT_CYCLE : Maximum Number of Allowed Cycles for a Burst
bits : 0 - 7 (8 bit)
access : read-write

DEFMSTR_TYPE : Default Master Type
bits : 16 - 17 (2 bit)
access : read-write

FIXED_DEFMSTR : Fixed Default Master
bits : 18 - 20 (3 bit)
access : read-write

ARBT : Arbitration Type
bits : 24 - 25 (2 bit)
access : read-write


SCFG3

Slave Configuration Register
address_offset : 0x4C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0

SCFG3 SCFG3 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SLOT_CYCLE DEFMSTR_TYPE FIXED_DEFMSTR ARBT

SLOT_CYCLE : Maximum Number of Allowed Cycles for a Burst
bits : 0 - 7 (8 bit)
access : read-write

DEFMSTR_TYPE : Default Master Type
bits : 16 - 17 (2 bit)
access : read-write

FIXED_DEFMSTR : Fixed Default Master
bits : 18 - 20 (3 bit)
access : read-write

ARBT : Arbitration Type
bits : 24 - 25 (2 bit)
access : read-write


MCFG2

Master Configuration Register
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0

MCFG2 MCFG2 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ULBT

ULBT : Undefined Length Burst Type
bits : 0 - 2 (3 bit)
access : read-write


SCFG[0]

Slave Configuration Register
address_offset : 0x80 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SCFG[0] SCFG[0] read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SLOT_CYCLE DEFMSTR_TYPE FIXED_DEFMSTR ARBT

SLOT_CYCLE : Maximum Number of Allowed Cycles for a Burst
bits : 0 - 7 (8 bit)
access : read-write

DEFMSTR_TYPE : Default Master Type
bits : 16 - 17 (2 bit)
access : read-write

FIXED_DEFMSTR : Fixed Default Master
bits : 18 - 20 (3 bit)
access : read-write

ARBT : Arbitration Type
bits : 24 - 25 (2 bit)
access : read-write


PRAS0

Priority Register A for Slave 0
address_offset : 0x80 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PRAS0 PRAS0 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 M0PR M1PR M2PR M3PR

M0PR : Master 0 Priority
bits : 0 - 1 (2 bit)
access : read-write

M1PR : Master 1 Priority
bits : 4 - 5 (2 bit)
access : read-write

M2PR : Master 2 Priority
bits : 8 - 9 (2 bit)
access : read-write

M3PR : Master 3 Priority
bits : 12 - 13 (2 bit)
access : read-write


PRAS1

Priority Register A for Slave 1
address_offset : 0x88 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PRAS1 PRAS1 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 M0PR M1PR M2PR M3PR

M0PR : Master 0 Priority
bits : 0 - 1 (2 bit)
access : read-write

M1PR : Master 1 Priority
bits : 4 - 5 (2 bit)
access : read-write

M2PR : Master 2 Priority
bits : 8 - 9 (2 bit)
access : read-write

M3PR : Master 3 Priority
bits : 12 - 13 (2 bit)
access : read-write


PRAS2

Priority Register A for Slave 2
address_offset : 0x90 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PRAS2 PRAS2 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 M0PR M1PR M2PR M3PR

M0PR : Master 0 Priority
bits : 0 - 1 (2 bit)
access : read-write

M1PR : Master 1 Priority
bits : 4 - 5 (2 bit)
access : read-write

M2PR : Master 2 Priority
bits : 8 - 9 (2 bit)
access : read-write

M3PR : Master 3 Priority
bits : 12 - 13 (2 bit)
access : read-write


PRAS3

Priority Register A for Slave 3
address_offset : 0x98 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PRAS3 PRAS3 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 M0PR M1PR M2PR M3PR

M0PR : Master 0 Priority
bits : 0 - 1 (2 bit)
access : read-write

M1PR : Master 1 Priority
bits : 4 - 5 (2 bit)
access : read-write

M2PR : Master 2 Priority
bits : 8 - 9 (2 bit)
access : read-write

M3PR : Master 3 Priority
bits : 12 - 13 (2 bit)
access : read-write


MCFG[2]

Master Configuration Register
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

MCFG[2] MCFG[2] read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ULBT

ULBT : Undefined Length Burst Type
bits : 0 - 2 (3 bit)
access : read-write


SCFG[1]

Slave Configuration Register
address_offset : 0xC4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SCFG[1] SCFG[1] read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SLOT_CYCLE DEFMSTR_TYPE FIXED_DEFMSTR ARBT

SLOT_CYCLE : Maximum Number of Allowed Cycles for a Burst
bits : 0 - 7 (8 bit)
access : read-write

DEFMSTR_TYPE : Default Master Type
bits : 16 - 17 (2 bit)
access : read-write

FIXED_DEFMSTR : Fixed Default Master
bits : 18 - 20 (3 bit)
access : read-write

ARBT : Arbitration Type
bits : 24 - 25 (2 bit)
access : read-write



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.