\n

RDMAILBOX0_S

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x1000 byte (0x0)
mem_usage : registers
protection : not protected

Registers

MSGPTR0

MSGPTR1

IF

IEN

MSGPTR2

MSGPTR3


MSGPTR0

No Description
address_offset : 0x0 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

MSGPTR0 MSGPTR0 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PTR

PTR : Pointer
bits : 0 - 31 (32 bit)
access : read-write


MSGPTR1

No Description
address_offset : 0x4 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

MSGPTR1 MSGPTR1 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PTR

PTR : Pointer
bits : 0 - 31 (32 bit)
access : read-write


IF

No Description
address_offset : 0x40 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

IF IF read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 MBOXIF0 MBOXIF1 MBOXIF2 MBOXIF3

MBOXIF0 : Mailbox Interupt Flag
bits : 0 - 0 (1 bit)
access : read-write

MBOXIF1 : Mailbox Interupt Flag
bits : 1 - 1 (1 bit)
access : read-write

MBOXIF2 : Mailbox Interupt Flag
bits : 2 - 2 (1 bit)
access : read-write

MBOXIF3 : Mailbox Interupt Flag
bits : 3 - 3 (1 bit)
access : read-write


IEN

No Description
address_offset : 0x44 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

IEN IEN read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 MBOXIEN0 MBOXIEN1 MBOXIEN2 MBOXIEN3

MBOXIEN0 : Mailbox Interrupt Enable
bits : 0 - 0 (1 bit)
access : read-write

MBOXIEN1 : Mailbox Interrupt Enable
bits : 1 - 1 (1 bit)
access : read-write

MBOXIEN2 : Mailbox Interrupt Enable
bits : 2 - 2 (1 bit)
access : read-write

MBOXIEN3 : Mailbox Interrupt Enable
bits : 3 - 3 (1 bit)
access : read-write


MSGPTR2

No Description
address_offset : 0x8 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

MSGPTR2 MSGPTR2 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PTR

PTR : Pointer
bits : 0 - 31 (32 bit)
access : read-write


MSGPTR3

No Description
address_offset : 0xC Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

MSGPTR3 MSGPTR3 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PTR

PTR : Pointer
bits : 0 - 31 (32 bit)
access : read-write



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.