\n
address_offset : 0x0 Bytes (0x0)
size : 0xE8 byte (0x0)
mem_usage : registers
protection : not protected
Control Register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
UPDTIM : Update Request Time Register
bits : 0 - 0 (1 bit)
access : read-write
UPDCAL : Update Request Calendar Register
bits : 1 - 1 (1 bit)
access : read-write
TIMEVSEL : Time Event Selection
bits : 8 - 9 (2 bit)
access : read-write
Enumeration:
0x0 : MINUTE
Minute change
0x1 : HOUR
Hour change
0x2 : MIDNIGHT
Every day at midnight
0x3 : NOON
Every day at noon
End of enumeration elements list.
CALEVSEL : Calendar Event Selection
bits : 16 - 17 (2 bit)
access : read-write
Enumeration:
0x0 : WEEK
Week change (every Monday at time 00:00:00)
0x1 : MONTH
Month change (every 01 of each month at time 00:00:00)
0x2 : YEAR
Year change (every January 1 at time 00:00:00)
End of enumeration elements list.
Time Alarm Register
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
SEC : Second Alarm
bits : 0 - 6 (7 bit)
access : read-write
SECEN : Second Alarm Enable
bits : 7 - 7 (1 bit)
access : read-write
MIN : Minute Alarm
bits : 8 - 14 (7 bit)
access : read-write
MINEN : Minute Alarm Enable
bits : 15 - 15 (1 bit)
access : read-write
HOUR : Hour Alarm
bits : 16 - 21 (6 bit)
access : read-write
AMPM : AM/PM Indicator
bits : 22 - 22 (1 bit)
access : read-write
HOUREN : Hour Alarm Enable
bits : 23 - 23 (1 bit)
access : read-write
Calendar Alarm Register
address_offset : 0x14 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
MONTH : Month Alarm
bits : 16 - 20 (5 bit)
access : read-write
MTHEN : Month Alarm Enable
bits : 23 - 23 (1 bit)
access : read-write
DATE : Date Alarm
bits : 24 - 29 (6 bit)
access : read-write
DATEEN : Date Alarm Enable
bits : 31 - 31 (1 bit)
access : read-write
Status Register
address_offset : 0x18 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
ACKUPD : Acknowledge for Update
bits : 0 - 0 (1 bit)
access : read-only
Enumeration:
0 : FREERUN
Time and calendar registers cannot be updated.
1 : UPDATE
Time and calendar registers can be updated.
End of enumeration elements list.
ALARM : Alarm Flag
bits : 1 - 1 (1 bit)
access : read-only
Enumeration:
0 : NO_ALARMEVENT
No alarm matching condition occurred.
1 : ALARMEVENT
An alarm matching condition has occurred.
End of enumeration elements list.
SEC : Second Event
bits : 2 - 2 (1 bit)
access : read-only
Enumeration:
0 : NO_SECEVENT
No second event has occurred since the last clear.
1 : SECEVENT
At least one second event has occurred since the last clear.
End of enumeration elements list.
TIMEV : Time Event
bits : 3 - 3 (1 bit)
access : read-only
Enumeration:
0 : NO_TIMEVENT
No time event has occurred since the last clear.
1 : TIMEVENT
At least one time event has occurred since the last clear.
End of enumeration elements list.
CALEV : Calendar Event
bits : 4 - 4 (1 bit)
access : read-only
Enumeration:
0 : NO_CALEVENT
No calendar event has occurred since the last clear.
1 : CALEVENT
At least one calendar event has occurred since the last clear.
End of enumeration elements list.
Status Clear Command Register
address_offset : 0x1C Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
ACKCLR : Acknowledge Clear
bits : 0 - 0 (1 bit)
access : write-only
ALRCLR : Alarm Clear
bits : 1 - 1 (1 bit)
access : write-only
SECCLR : Second Clear
bits : 2 - 2 (1 bit)
access : write-only
TIMCLR : Time Clear
bits : 3 - 3 (1 bit)
access : write-only
CALCLR : Calendar Clear
bits : 4 - 4 (1 bit)
access : write-only
Interrupt Enable Register
address_offset : 0x20 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
ACKEN : Acknowledge Update Interrupt Enable
bits : 0 - 0 (1 bit)
access : write-only
ALREN : Alarm Interrupt Enable
bits : 1 - 1 (1 bit)
access : write-only
SECEN : Second Event Interrupt Enable
bits : 2 - 2 (1 bit)
access : write-only
TIMEN : Time Event Interrupt Enable
bits : 3 - 3 (1 bit)
access : write-only
CALEN : Calendar Event Interrupt Enable
bits : 4 - 4 (1 bit)
access : write-only
Interrupt Disable Register
address_offset : 0x24 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
ACKDIS : Acknowledge Update Interrupt Disable
bits : 0 - 0 (1 bit)
access : write-only
ALRDIS : Alarm Interrupt Disable
bits : 1 - 1 (1 bit)
access : write-only
SECDIS : Second Event Interrupt Disable
bits : 2 - 2 (1 bit)
access : write-only
TIMDIS : Time Event Interrupt Disable
bits : 3 - 3 (1 bit)
access : write-only
CALDIS : Calendar Event Interrupt Disable
bits : 4 - 4 (1 bit)
access : write-only
Interrupt Mask Register
address_offset : 0x28 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
ACK : Acknowledge Update Interrupt Mask
bits : 0 - 0 (1 bit)
access : read-only
ALR : Alarm Interrupt Mask
bits : 1 - 1 (1 bit)
access : read-only
SEC : Second Event Interrupt Mask
bits : 2 - 2 (1 bit)
access : read-only
TIM : Time Event Interrupt Mask
bits : 3 - 3 (1 bit)
access : read-only
CAL : Calendar Event Interrupt Mask
bits : 4 - 4 (1 bit)
access : read-only
Valid Entry Register
address_offset : 0x2C Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
NVTIM : Non-valid Time
bits : 0 - 0 (1 bit)
access : read-only
NVCAL : Non-valid Calendar
bits : 1 - 1 (1 bit)
access : read-only
NVTIMALR : Non-valid Time Alarm
bits : 2 - 2 (1 bit)
access : read-only
NVCALALR : Non-valid Calendar Alarm
bits : 3 - 3 (1 bit)
access : read-only
Mode Register
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
HRMOD : 12-/24-hour Mode
bits : 0 - 0 (1 bit)
access : read-write
Time Register
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
SEC : Current Second
bits : 0 - 6 (7 bit)
access : read-write
MIN : Current Minute
bits : 8 - 14 (7 bit)
access : read-write
HOUR : Current Hour
bits : 16 - 21 (6 bit)
access : read-write
AMPM : Ante Meridiem Post Meridiem Indicator
bits : 22 - 22 (1 bit)
access : read-write
Calendar Register
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CENT : Current Century
bits : 0 - 6 (7 bit)
access : read-write
YEAR : Current Year
bits : 8 - 15 (8 bit)
access : read-write
MONTH : Current Month
bits : 16 - 20 (5 bit)
access : read-write
DAY : Current Day in Current Week
bits : 21 - 23 (3 bit)
access : read-write
DATE : Current Day in Current Month
bits : 24 - 29 (6 bit)
access : read-write
Write Protect Mode Register
address_offset : 0xE4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
WPEN : Write Protect Enable
bits : 0 - 0 (1 bit)
access : read-write
WPKEY : Write Protect KEY
bits : 8 - 31 (24 bit)
access : read-write
Enumeration:
0x525443 : PASSWD
Writing any other value in this field aborts the write operation of the WPEN bit.Always reads as 0.
End of enumeration elements list.
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.