\n
address_offset : 0x0 Bytes (0x0)
size : 0x400 byte (0x0)
mem_usage : registers
protection : not protected
GPIO port mode register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
MODER0 : MODER0
bits : 0 - 1 (2 bit)
access : read-write
MODER1 : MODER1
bits : 2 - 3 (2 bit)
access : read-write
MODER2 : MODER2
bits : 4 - 5 (2 bit)
access : read-write
MODER3 : MODER3
bits : 6 - 7 (2 bit)
access : read-write
MODER4 : MODER4
bits : 8 - 9 (2 bit)
access : read-write
MODER5 : MODER5
bits : 10 - 11 (2 bit)
access : read-write
MODER6 : MODER6
bits : 12 - 13 (2 bit)
access : read-write
MODER7 : MODER7
bits : 14 - 15 (2 bit)
access : read-write
MODER8 : MODER8
bits : 16 - 17 (2 bit)
access : read-write
MODER9 : MODER9
bits : 18 - 19 (2 bit)
access : read-write
MODER10 : MODER10
bits : 20 - 21 (2 bit)
access : read-write
MODER11 : MODER11
bits : 22 - 23 (2 bit)
access : read-write
MODER12 : MODER12
bits : 24 - 25 (2 bit)
access : read-write
MODER13 : MODER13
bits : 26 - 27 (2 bit)
access : read-write
MODER14 : MODER14
bits : 28 - 29 (2 bit)
access : read-write
MODER15 : MODER15
bits : 30 - 31 (2 bit)
access : read-write
GPIO port input data register
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
IDR0 : IDR0
bits : 0 - 0 (1 bit)
access : read-only
IDR1 : IDR1
bits : 1 - 1 (1 bit)
access : read-only
IDR2 : IDR2
bits : 2 - 2 (1 bit)
access : read-only
IDR3 : IDR3
bits : 3 - 3 (1 bit)
access : read-only
IDR4 : IDR4
bits : 4 - 4 (1 bit)
access : read-only
IDR5 : IDR5
bits : 5 - 5 (1 bit)
access : read-only
IDR6 : IDR6
bits : 6 - 6 (1 bit)
access : read-only
IDR7 : IDR7
bits : 7 - 7 (1 bit)
access : read-only
IDR8 : IDR8
bits : 8 - 8 (1 bit)
access : read-only
IDR9 : IDR9
bits : 9 - 9 (1 bit)
access : read-only
IDR10 : IDR10
bits : 10 - 10 (1 bit)
access : read-only
IDR11 : IDR11
bits : 11 - 11 (1 bit)
access : read-only
IDR12 : IDR12
bits : 12 - 12 (1 bit)
access : read-only
IDR13 : IDR13
bits : 13 - 13 (1 bit)
access : read-only
IDR14 : IDR14
bits : 14 - 14 (1 bit)
access : read-only
IDR15 : IDR15
bits : 15 - 15 (1 bit)
access : read-only
GPIO port output data register
address_offset : 0x14 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
ODR0 : ODR0
bits : 0 - 0 (1 bit)
access : read-write
ODR1 : ODR1
bits : 1 - 1 (1 bit)
access : read-write
ODR2 : ODR2
bits : 2 - 2 (1 bit)
access : read-write
ODR3 : ODR3
bits : 3 - 3 (1 bit)
access : read-write
ODR4 : ODR4
bits : 4 - 4 (1 bit)
access : read-write
ODR5 : ODR5
bits : 5 - 5 (1 bit)
access : read-write
ODR6 : ODR6
bits : 6 - 6 (1 bit)
access : read-write
ODR7 : ODR7
bits : 7 - 7 (1 bit)
access : read-write
ODR8 : ODR8
bits : 8 - 8 (1 bit)
access : read-write
ODR9 : ODR9
bits : 9 - 9 (1 bit)
access : read-write
ODR10 : ODR10
bits : 10 - 10 (1 bit)
access : read-write
ODR11 : ODR11
bits : 11 - 11 (1 bit)
access : read-write
ODR12 : ODR12
bits : 12 - 12 (1 bit)
access : read-write
ODR13 : ODR13
bits : 13 - 13 (1 bit)
access : read-write
ODR14 : ODR14
bits : 14 - 14 (1 bit)
access : read-write
ODR15 : ODR15
bits : 15 - 15 (1 bit)
access : read-write
GPIO port bit set/reset register
address_offset : 0x18 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
BS0 : BS0
bits : 0 - 0 (1 bit)
access : write-only
BS1 : BS1
bits : 1 - 1 (1 bit)
access : write-only
BS2 : BS2
bits : 2 - 2 (1 bit)
access : write-only
BS3 : BS3
bits : 3 - 3 (1 bit)
access : write-only
BS4 : BS4
bits : 4 - 4 (1 bit)
access : write-only
BS5 : BS5
bits : 5 - 5 (1 bit)
access : write-only
BS6 : BS6
bits : 6 - 6 (1 bit)
access : write-only
BS7 : BS7
bits : 7 - 7 (1 bit)
access : write-only
BS8 : BS8
bits : 8 - 8 (1 bit)
access : write-only
BS9 : BS9
bits : 9 - 9 (1 bit)
access : write-only
BS10 : BS10
bits : 10 - 10 (1 bit)
access : write-only
BS11 : BS11
bits : 11 - 11 (1 bit)
access : write-only
BS12 : BS12
bits : 12 - 12 (1 bit)
access : write-only
BS13 : BS13
bits : 13 - 13 (1 bit)
access : write-only
BS14 : BS14
bits : 14 - 14 (1 bit)
access : write-only
BS15 : BS15
bits : 15 - 15 (1 bit)
access : write-only
BR0 : BR0
bits : 16 - 16 (1 bit)
access : write-only
BR1 : BR1
bits : 17 - 17 (1 bit)
access : write-only
BR2 : BR2
bits : 18 - 18 (1 bit)
access : write-only
BR3 : BR3
bits : 19 - 19 (1 bit)
access : write-only
BR4 : BR4
bits : 20 - 20 (1 bit)
access : write-only
BR5 : BR5
bits : 21 - 21 (1 bit)
access : write-only
BR6 : BR6
bits : 22 - 22 (1 bit)
access : write-only
BR7 : BR7
bits : 23 - 23 (1 bit)
access : write-only
BR8 : BR8
bits : 24 - 24 (1 bit)
access : write-only
BR9 : BR9
bits : 25 - 25 (1 bit)
access : write-only
BR10 : BR10
bits : 26 - 26 (1 bit)
access : write-only
BR11 : BR11
bits : 27 - 27 (1 bit)
access : write-only
BR12 : BR12
bits : 28 - 28 (1 bit)
access : write-only
BR13 : BR13
bits : 29 - 29 (1 bit)
access : write-only
BR14 : BR14
bits : 30 - 30 (1 bit)
access : write-only
BR15 : BR15
bits : 31 - 31 (1 bit)
access : write-only
This register is used to lock the configuration of the port bits when a correct write sequence is applied to bit 16 (LCKK). The value of bits [15:0] is used to lock the configuration of the GPIO. During the write sequence, the value of LCKR[15:0] must not change. When the LOCK sequence has been applied on a port bit, the value of this port bit can no longer be modified until the next MCU reset or peripheral reset. A specific write sequence is used to write to the GPIOx_LCKR register. Only word access (32-bit long) is allowed during this locking sequence. Each lock bit freezes a specific configuration register (control and alternate function registers).
address_offset : 0x1C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
LCK0 : LCK0
bits : 0 - 0 (1 bit)
access : read-write
LCK1 : LCK1
bits : 1 - 1 (1 bit)
access : read-write
LCK2 : LCK2
bits : 2 - 2 (1 bit)
access : read-write
LCK3 : LCK3
bits : 3 - 3 (1 bit)
access : read-write
LCK4 : LCK4
bits : 4 - 4 (1 bit)
access : read-write
LCK5 : LCK5
bits : 5 - 5 (1 bit)
access : read-write
LCK6 : LCK6
bits : 6 - 6 (1 bit)
access : read-write
LCK7 : LCK7
bits : 7 - 7 (1 bit)
access : read-write
LCK8 : LCK8
bits : 8 - 8 (1 bit)
access : read-write
LCK9 : LCK9
bits : 9 - 9 (1 bit)
access : read-write
LCK10 : LCK10
bits : 10 - 10 (1 bit)
access : read-write
LCK11 : LCK11
bits : 11 - 11 (1 bit)
access : read-write
LCK12 : LCK12
bits : 12 - 12 (1 bit)
access : read-write
LCK13 : LCK13
bits : 13 - 13 (1 bit)
access : read-write
LCK14 : LCK14
bits : 14 - 14 (1 bit)
access : read-write
LCK15 : LCK15
bits : 15 - 15 (1 bit)
access : read-write
LCKK : LCKK
bits : 16 - 16 (1 bit)
access : read-write
GPIO alternate function low register
address_offset : 0x20 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
AFR0 : AFR0
bits : 0 - 3 (4 bit)
access : read-write
AFR1 : AFR1
bits : 4 - 7 (4 bit)
access : read-write
AFR2 : AFR2
bits : 8 - 11 (4 bit)
access : read-write
AFR3 : AFR3
bits : 12 - 15 (4 bit)
access : read-write
AFR4 : AFR4
bits : 16 - 19 (4 bit)
access : read-write
AFR5 : AFR5
bits : 20 - 23 (4 bit)
access : read-write
AFR6 : AFR6
bits : 24 - 27 (4 bit)
access : read-write
AFR7 : AFR7
bits : 28 - 31 (4 bit)
access : read-write
GPIO alternate function high register
address_offset : 0x24 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
AFR8 : AFR8
bits : 0 - 3 (4 bit)
access : read-write
AFR9 : AFR9
bits : 4 - 7 (4 bit)
access : read-write
AFR10 : AFR10
bits : 8 - 11 (4 bit)
access : read-write
AFR11 : AFR11
bits : 12 - 15 (4 bit)
access : read-write
AFR12 : AFR12
bits : 16 - 19 (4 bit)
access : read-write
AFR13 : AFR13
bits : 20 - 23 (4 bit)
access : read-write
AFR14 : AFR14
bits : 24 - 27 (4 bit)
access : read-write
AFR15 : AFR15
bits : 28 - 31 (4 bit)
access : read-write
GPIO version register
address_offset : 0x3F4 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
MINREV : MINREV
bits : 0 - 3 (4 bit)
access : read-only
MAJREV : MAJREV
bits : 4 - 7 (4 bit)
access : read-only
GPIO identification register
address_offset : 0x3F8 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
ID : ID
bits : 0 - 31 (32 bit)
access : read-only
GPIO size identification register
address_offset : 0x3FC Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
SID : SID
bits : 0 - 31 (32 bit)
access : read-only
GPIO port output type register
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
OT0 : OT0
bits : 0 - 0 (1 bit)
access : read-write
OT1 : OT1
bits : 1 - 1 (1 bit)
access : read-write
OT2 : OT2
bits : 2 - 2 (1 bit)
access : read-write
OT3 : OT3
bits : 3 - 3 (1 bit)
access : read-write
OT4 : OT4
bits : 4 - 4 (1 bit)
access : read-write
OT5 : OT5
bits : 5 - 5 (1 bit)
access : read-write
OT6 : OT6
bits : 6 - 6 (1 bit)
access : read-write
OT7 : OT7
bits : 7 - 7 (1 bit)
access : read-write
OT8 : OT8
bits : 8 - 8 (1 bit)
access : read-write
OT9 : OT9
bits : 9 - 9 (1 bit)
access : read-write
OT10 : OT10
bits : 10 - 10 (1 bit)
access : read-write
OT11 : OT11
bits : 11 - 11 (1 bit)
access : read-write
OT12 : OT12
bits : 12 - 12 (1 bit)
access : read-write
OT13 : OT13
bits : 13 - 13 (1 bit)
access : read-write
OT14 : OT14
bits : 14 - 14 (1 bit)
access : read-write
OT15 : OT15
bits : 15 - 15 (1 bit)
access : read-write
GPIO port output speed register
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
OSPEEDR0 : OSPEEDR0
bits : 0 - 1 (2 bit)
access : read-write
OSPEEDR1 : OSPEEDR1
bits : 2 - 3 (2 bit)
access : read-write
OSPEEDR2 : OSPEEDR2
bits : 4 - 5 (2 bit)
access : read-write
OSPEEDR3 : OSPEEDR3
bits : 6 - 7 (2 bit)
access : read-write
OSPEEDR4 : OSPEEDR4
bits : 8 - 9 (2 bit)
access : read-write
OSPEEDR5 : OSPEEDR5
bits : 10 - 11 (2 bit)
access : read-write
OSPEEDR6 : OSPEEDR6
bits : 12 - 13 (2 bit)
access : read-write
OSPEEDR7 : OSPEEDR7
bits : 14 - 15 (2 bit)
access : read-write
OSPEEDR8 : OSPEEDR8
bits : 16 - 17 (2 bit)
access : read-write
OSPEEDR9 : OSPEEDR9
bits : 18 - 19 (2 bit)
access : read-write
OSPEEDR10 : OSPEEDR10
bits : 20 - 21 (2 bit)
access : read-write
OSPEEDR11 : OSPEEDR11
bits : 22 - 23 (2 bit)
access : read-write
OSPEEDR12 : OSPEEDR12
bits : 24 - 25 (2 bit)
access : read-write
OSPEEDR13 : OSPEEDR13
bits : 26 - 27 (2 bit)
access : read-write
OSPEEDR14 : OSPEEDR14
bits : 28 - 29 (2 bit)
access : read-write
OSPEEDR15 : OSPEEDR15
bits : 30 - 31 (2 bit)
access : read-write
GPIO port pull-up/pull-down register
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PUPDR0 : PUPDR0
bits : 0 - 1 (2 bit)
access : read-write
PUPDR1 : PUPDR1
bits : 2 - 3 (2 bit)
access : read-write
PUPDR2 : PUPDR2
bits : 4 - 5 (2 bit)
access : read-write
PUPDR3 : PUPDR3
bits : 6 - 7 (2 bit)
access : read-write
PUPDR4 : PUPDR4
bits : 8 - 9 (2 bit)
access : read-write
PUPDR5 : PUPDR5
bits : 10 - 11 (2 bit)
access : read-write
PUPDR6 : PUPDR6
bits : 12 - 13 (2 bit)
access : read-write
PUPDR7 : PUPDR7
bits : 14 - 15 (2 bit)
access : read-write
PUPDR8 : PUPDR8
bits : 16 - 17 (2 bit)
access : read-write
PUPDR9 : PUPDR9
bits : 18 - 19 (2 bit)
access : read-write
PUPDR10 : PUPDR10
bits : 20 - 21 (2 bit)
access : read-write
PUPDR11 : PUPDR11
bits : 22 - 23 (2 bit)
access : read-write
PUPDR12 : PUPDR12
bits : 24 - 25 (2 bit)
access : read-write
PUPDR13 : PUPDR13
bits : 26 - 27 (2 bit)
access : read-write
PUPDR14 : PUPDR14
bits : 28 - 29 (2 bit)
access : read-write
PUPDR15 : PUPDR15
bits : 30 - 31 (2 bit)
access : read-write
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.