\n
address_offset : 0x0 Bytes (0x0)
size : 0x1000 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x1000 Bytes (0x0)
size : 0x1000 byte (0x0)
mem_usage : registers
protection : not protected
Flash Memory Address
address_offset : 0x0 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
FLASH_FMA_OFFSET : Address Offset
bits : 0 - 16 (17 bit)
Flash Memory Address
address_offset : 0x0 Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
FLASH_FMA_OFFSET : Address Offset
bits : 0 - 16 (17 bit)
Flash Controller Interrupt Mask
address_offset : 0x10 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
FLASH_FCIM_AMASK : Access Interrupt Mask
bits : 0 - 0 (1 bit)
FLASH_FCIM_PMASK : Programming Interrupt Mask
bits : 1 - 2 (2 bit)
Flash Controller Interrupt Mask
address_offset : 0x10 Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
FLASH_FCIM_AMASK : Access Interrupt Mask
bits : 0 - 0 (1 bit)
FLASH_FCIM_PMASK : Programming Interrupt Mask
bits : 1 - 2 (2 bit)
USec Reload
address_offset : 0x1140 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
FLASH_USECRL : Microsecond Reload Value
bits : 0 - 7 (8 bit)
USec Reload
address_offset : 0x1140 Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
FLASH_USECRL : Microsecond Reload Value
bits : 0 - 7 (8 bit)
User Debug
address_offset : 0x11D0 Bytes (0x0)
access : read-write
reset_value : 0x0
alternate_register : FLASH_ALT
reset_Mask : 0x0
FLASH_USERDBG_DBG0 : Debug Control 0
bits : 0 - 0 (1 bit)
FLASH_USERDBG_DBG1 : Debug Control 1
bits : 1 - 2 (2 bit)
FLASH_USERDBG_DATA : User Data
bits : 2 - 32 (31 bit)
FLASH_USERDBG_NW : User Debug Not Written
bits : 31 - 62 (32 bit)
User Debug
address_offset : 0x11D0 Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
FLASH_USERDBG_DBG0 : Debug Control 0
bits : 0 - 0 (1 bit)
FLASH_USERDBG_DBG1 : Debug Control 1
bits : 1 - 2 (2 bit)
FLASH_USERDBG_DATA : User Data
bits : 2 - 32 (31 bit)
FLASH_USERDBG_NW : User Debug Not Written
bits : 31 - 62 (32 bit)
User Register 0
address_offset : 0x11E0 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
FLASH_USERREG0_DATA : User Data
bits : 0 - 30 (31 bit)
FLASH_USERREG0_NW : Not Written
bits : 31 - 62 (32 bit)
User Register 0
address_offset : 0x11E0 Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
FLASH_USERREG0_DATA : User Data
bits : 0 - 30 (31 bit)
FLASH_USERREG0_NW : Not Written
bits : 31 - 62 (32 bit)
User Register 1
address_offset : 0x11E4 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
FLASH_USERREG1_DATA : User Data
bits : 0 - 30 (31 bit)
FLASH_USERREG1_NW : Not Written
bits : 31 - 62 (32 bit)
User Register 1
address_offset : 0x11E4 Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
FLASH_USERREG1_DATA : User Data
bits : 0 - 30 (31 bit)
FLASH_USERREG1_NW : Not Written
bits : 31 - 62 (32 bit)
Flash Memory Protection Read Enable 0
address_offset : 0x1200 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Flash Memory Protection Read Enable 0
address_offset : 0x1200 Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Flash Memory Protection Read Enable 1
address_offset : 0x1204 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Flash Memory Protection Read Enable 1
address_offset : 0x1204 Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Flash Memory Protection Read Enable 2
address_offset : 0x1208 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Flash Memory Protection Read Enable 2
address_offset : 0x1208 Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Flash Memory Protection Read Enable 3
address_offset : 0x120C Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Flash Memory Protection Read Enable 3
address_offset : 0x120C Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Flash Controller Masked Interrupt Status and Clear
address_offset : 0x14 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
FLASH_FCMISC_AMISC : Access Masked Interrupt Status and Clear
bits : 0 - 0 (1 bit)
FLASH_FCMISC_PMISC : Programming Masked Interrupt Status and Clear
bits : 1 - 2 (2 bit)
Flash Controller Masked Interrupt Status and Clear
address_offset : 0x14 Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
FLASH_FCMISC_AMISC : Access Masked Interrupt Status and Clear
bits : 0 - 0 (1 bit)
FLASH_FCMISC_PMISC : Programming Masked Interrupt Status and Clear
bits : 1 - 2 (2 bit)
Flash Memory Protection Program Enable 0
address_offset : 0x1400 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Flash Memory Protection Program Enable 0
address_offset : 0x1400 Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Flash Memory Protection Program Enable 1
address_offset : 0x1404 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Flash Memory Protection Program Enable 1
address_offset : 0x1404 Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Flash Memory Protection Program Enable 2
address_offset : 0x1408 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Flash Memory Protection Program Enable 2
address_offset : 0x1408 Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Flash Memory Protection Program Enable 3
address_offset : 0x140C Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Flash Memory Protection Program Enable 3
address_offset : 0x140C Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Flash Memory Data
address_offset : 0x4 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
FLASH_FMD_DATA : Data Value
bits : 0 - 31 (32 bit)
Flash Memory Data
address_offset : 0x4 Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
FLASH_FMD_DATA : Data Value
bits : 0 - 31 (32 bit)
Flash Memory Control
address_offset : 0x8 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
FLASH_FMC_WRITE : Write a Word into Flash Memory
bits : 0 - 0 (1 bit)
FLASH_FMC_ERASE : Erase a Page of Flash Memory
bits : 1 - 2 (2 bit)
FLASH_FMC_MERASE : Mass Erase Flash Memory
bits : 2 - 4 (3 bit)
FLASH_FMC_COMT : Commit Register Value
bits : 3 - 6 (4 bit)
FLASH_FMC_WRKEY : FLASH write key
bits : 17 - 48 (32 bit)
Flash Memory Control
address_offset : 0x8 Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
FLASH_FMC_WRITE : Write a Word into Flash Memory
bits : 0 - 0 (1 bit)
FLASH_FMC_ERASE : Erase a Page of Flash Memory
bits : 1 - 2 (2 bit)
FLASH_FMC_MERASE : Mass Erase Flash Memory
bits : 2 - 4 (3 bit)
FLASH_FMC_COMT : Commit Register Value
bits : 3 - 6 (4 bit)
FLASH_FMC_WRKEY : FLASH write key
bits : 17 - 48 (32 bit)
Flash Controller Raw Interrupt Status
address_offset : 0xC Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
FLASH_FCRIS_ARIS : Access Raw Interrupt Status
bits : 0 - 0 (1 bit)
FLASH_FCRIS_PRIS : Programming Raw Interrupt Status
bits : 1 - 2 (2 bit)
Flash Controller Raw Interrupt Status
address_offset : 0xC Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
FLASH_FCRIS_ARIS : Access Raw Interrupt Status
bits : 0 - 0 (1 bit)
FLASH_FCRIS_PRIS : Programming Raw Interrupt Status
bits : 1 - 2 (2 bit)
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.