\n

SYSEXC

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x1000 byte (0x0)
mem_usage : registers
protection : not protected

Registers

SYSEXCRIS

RIS

SYSEXCIM

IM

SYSEXCMIS

MIS

SYSEXCIC

IC


SYSEXCRIS

System Exception Raw Interrupt Status
address_offset : 0x0 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SYSEXCRIS SYSEXCRIS read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SYSEXC_RIS_IDCRIS SYSEXC_RIS_DZCRIS SYSEXC_RIS_IOCRIS SYSEXC_RIS_UFCRIS SYSEXC_RIS_OFCRIS SYSEXC_RIS_IXCRIS

SYSEXC_RIS_IDCRIS : Input Denormal Exception Flag
bits : 0 - 0 (1 bit)

SYSEXC_RIS_DZCRIS : Divide By 0 Exception Flag
bits : 1 - 2 (2 bit)

SYSEXC_RIS_IOCRIS : Invalid Operation Flag
bits : 2 - 4 (3 bit)

SYSEXC_RIS_UFCRIS : Underflow Exception Flag
bits : 3 - 6 (4 bit)

SYSEXC_RIS_OFCRIS : Overflow Exception Flag
bits : 4 - 8 (5 bit)

SYSEXC_RIS_IXCRIS : Inexact Exception Flag
bits : 5 - 10 (6 bit)


RIS

System Exception Raw Interrupt Status
address_offset : 0x0 Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

RIS RIS read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SYSEXC_RIS_IDCRIS SYSEXC_RIS_DZCRIS SYSEXC_RIS_IOCRIS SYSEXC_RIS_UFCRIS SYSEXC_RIS_OFCRIS SYSEXC_RIS_IXCRIS

SYSEXC_RIS_IDCRIS : Input Denormal Exception Flag
bits : 0 - 0 (1 bit)

SYSEXC_RIS_DZCRIS : Divide By 0 Exception Flag
bits : 1 - 2 (2 bit)

SYSEXC_RIS_IOCRIS : Invalid Operation Flag
bits : 2 - 4 (3 bit)

SYSEXC_RIS_UFCRIS : Underflow Exception Flag
bits : 3 - 6 (4 bit)

SYSEXC_RIS_OFCRIS : Overflow Exception Flag
bits : 4 - 8 (5 bit)

SYSEXC_RIS_IXCRIS : Inexact Exception Flag
bits : 5 - 10 (6 bit)


SYSEXCIM

System Exception Interrupt Mask
address_offset : 0x4 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SYSEXCIM SYSEXCIM read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SYSEXC_IM_IDCIM SYSEXC_IM_DZCIM SYSEXC_IM_IOCIM SYSEXC_IM_UFCIM SYSEXC_IM_OFCIM SYSEXC_IM_IXCIM

SYSEXC_IM_IDCIM : Input Denormal Exception Flag
bits : 0 - 0 (1 bit)

SYSEXC_IM_DZCIM : Divide By 0 Exception Flag
bits : 1 - 2 (2 bit)

SYSEXC_IM_IOCIM : Invalid Operation Flag
bits : 2 - 4 (3 bit)

SYSEXC_IM_UFCIM : Underflow Exception Flag
bits : 3 - 6 (4 bit)

SYSEXC_IM_OFCIM : Overflow Exception Flag
bits : 4 - 8 (5 bit)

SYSEXC_IM_IXCIM : Inexact Exception Flag
bits : 5 - 10 (6 bit)


IM

System Exception Interrupt Mask
address_offset : 0x4 Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

IM IM read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SYSEXC_IM_IDCIM SYSEXC_IM_DZCIM SYSEXC_IM_IOCIM SYSEXC_IM_UFCIM SYSEXC_IM_OFCIM SYSEXC_IM_IXCIM

SYSEXC_IM_IDCIM : Input Denormal Exception Flag
bits : 0 - 0 (1 bit)

SYSEXC_IM_DZCIM : Divide By 0 Exception Flag
bits : 1 - 2 (2 bit)

SYSEXC_IM_IOCIM : Invalid Operation Flag
bits : 2 - 4 (3 bit)

SYSEXC_IM_UFCIM : Underflow Exception Flag
bits : 3 - 6 (4 bit)

SYSEXC_IM_OFCIM : Overflow Exception Flag
bits : 4 - 8 (5 bit)

SYSEXC_IM_IXCIM : Inexact Exception Flag
bits : 5 - 10 (6 bit)


SYSEXCMIS

System Exception Raw Interrupt Status
address_offset : 0x8 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SYSEXCMIS SYSEXCMIS read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SYSEXC_MIS_IDCMIS SYSEXC_MIS_DZCMIS SYSEXC_MIS_IOCMIS SYSEXC_MIS_UFCMIS SYSEXC_MIS_OFCMIS SYSEXC_MIS_IXCMIS

SYSEXC_MIS_IDCMIS : Input Denormal Exception Flag
bits : 0 - 0 (1 bit)

SYSEXC_MIS_DZCMIS : Divide By 0 Exception Flag
bits : 1 - 2 (2 bit)

SYSEXC_MIS_IOCMIS : Invalid Operation Flag
bits : 2 - 4 (3 bit)

SYSEXC_MIS_UFCMIS : Underflow Exception Flag
bits : 3 - 6 (4 bit)

SYSEXC_MIS_OFCMIS : Overflow Exception Flag
bits : 4 - 8 (5 bit)

SYSEXC_MIS_IXCMIS : Inexact Exception Flag
bits : 5 - 10 (6 bit)


MIS

System Exception Raw Interrupt Status
address_offset : 0x8 Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

MIS MIS read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SYSEXC_MIS_IDCMIS SYSEXC_MIS_DZCMIS SYSEXC_MIS_IOCMIS SYSEXC_MIS_UFCMIS SYSEXC_MIS_OFCMIS SYSEXC_MIS_IXCMIS

SYSEXC_MIS_IDCMIS : Input Denormal Exception Flag
bits : 0 - 0 (1 bit)

SYSEXC_MIS_DZCMIS : Divide By 0 Exception Flag
bits : 1 - 2 (2 bit)

SYSEXC_MIS_IOCMIS : Invalid Operation Flag
bits : 2 - 4 (3 bit)

SYSEXC_MIS_UFCMIS : Underflow Exception Flag
bits : 3 - 6 (4 bit)

SYSEXC_MIS_OFCMIS : Overflow Exception Flag
bits : 4 - 8 (5 bit)

SYSEXC_MIS_IXCMIS : Inexact Exception Flag
bits : 5 - 10 (6 bit)


SYSEXCIC

System Exception Interrupt Clear
address_offset : 0xC Bytes (0x0)
access : write-only
reset_value : 0x0
reset_Mask : 0x0

SYSEXCIC SYSEXCIC write-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SYSEXC_IC_IDCIC SYSEXC_IC_DZCIC SYSEXC_IC_IOCIC SYSEXC_IC_UFCIC SYSEXC_IC_OFCIC SYSEXC_IC_IXCIC

SYSEXC_IC_IDCIC : Input Denormal Exception Flag
bits : 0 - 0 (1 bit)
access : write-only

SYSEXC_IC_DZCIC : Divide By 0 Exception Flag
bits : 1 - 2 (2 bit)
access : write-only

SYSEXC_IC_IOCIC : Invalid Operation Flag
bits : 2 - 4 (3 bit)
access : write-only

SYSEXC_IC_UFCIC : Underflow Exception Flag
bits : 3 - 6 (4 bit)
access : write-only

SYSEXC_IC_OFCIC : Overflow Exception Flag
bits : 4 - 8 (5 bit)
access : write-only

SYSEXC_IC_IXCIC : Inexact Exception Flag
bits : 5 - 10 (6 bit)
access : write-only


IC

System Exception Interrupt Clear
address_offset : 0xC Bytes (0x0)
size : -1 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0

IC IC write-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SYSEXC_IC_IDCIC SYSEXC_IC_DZCIC SYSEXC_IC_IOCIC SYSEXC_IC_UFCIC SYSEXC_IC_OFCIC SYSEXC_IC_IXCIC

SYSEXC_IC_IDCIC : Input Denormal Exception Flag
bits : 0 - 0 (1 bit)
access : write-only

SYSEXC_IC_DZCIC : Divide By 0 Exception Flag
bits : 1 - 2 (2 bit)
access : write-only

SYSEXC_IC_IOCIC : Invalid Operation Flag
bits : 2 - 4 (3 bit)
access : write-only

SYSEXC_IC_UFCIC : Underflow Exception Flag
bits : 3 - 6 (4 bit)
access : write-only

SYSEXC_IC_OFCIC : Overflow Exception Flag
bits : 4 - 8 (5 bit)
access : write-only

SYSEXC_IC_IXCIC : Inexact Exception Flag
bits : 5 - 10 (6 bit)
access : write-only



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.