\n
address_offset : 0x0 Bytes (0x0)
size : 0x2000 byte (0x0)
mem_usage : registers
protection : not protected
DES Key 3 LSW for 192-Bit Key
address_offset : 0x0 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DES_KEY3_L_KEY : Key Data
bits : 0 - 31 (32 bit)
DES Key 3 LSW for 192-Bit Key
address_offset : 0x0 Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DES_KEY3_L_KEY : Key Data
bits : 0 - 31 (32 bit)
DES Key 1 LSW for 64-Bit Key
address_offset : 0x10 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DES_KEY1_L_KEY : Key Data
bits : 0 - 31 (32 bit)
DES Key 1 LSW for 64-Bit Key
address_offset : 0x10 Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DES_KEY1_L_KEY : Key Data
bits : 0 - 31 (32 bit)
DES Key 1 MSW for 64-Bit Key
address_offset : 0x14 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DES_KEY1_H_KEY : Key Data
bits : 0 - 31 (32 bit)
DES Key 1 MSW for 64-Bit Key
address_offset : 0x14 Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DES_KEY1_H_KEY : Key Data
bits : 0 - 31 (32 bit)
DES Initialization Vector
address_offset : 0x18 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DES_IV_L : Initialization vector for CBC, CFB modes (LSW)
bits : 0 - 31 (32 bit)
DES Initialization Vector
address_offset : 0x18 Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DES_IV_L : Initialization vector for CBC, CFB modes (LSW)
bits : 0 - 31 (32 bit)
DES Initialization Vector
address_offset : 0x1C Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DES_IV_H : Initialization vector for CBC, CFB modes (MSW)
bits : 0 - 31 (32 bit)
DES Initialization Vector
address_offset : 0x1C Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DES_IV_H : Initialization vector for CBC, CFB modes (MSW)
bits : 0 - 31 (32 bit)
DES Control
address_offset : 0x20 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DES_CTRL_OUTPUT_READY : When 1, Data decrypted/encrypted ready
bits : 0 - 0 (1 bit)
DES_CTRL_INPUT_READY : When 1, ready to encrypt/decrypt data
bits : 1 - 2 (2 bit)
DES_CTRL_DIRECTION : Select encryption/decryption 0x0: decryption is selected0x1: Encryption is selected
bits : 2 - 4 (3 bit)
DES_CTRL_TDES : Select DES or triple DES encryption/decryption
bits : 3 - 6 (4 bit)
DES_CTRL_MODE : Select CBC, ECB or CFB mode0x0: ECB mode0x1: CBC mode0x2: CFB mode0x3: reserved
bits : 4 - 9 (6 bit)
DES_CTRL_CONTEXT : If 1, this read-only status bit indicates that the context data registers can be overwritten and the host is permitted to write the next context
bits : 31 - 62 (32 bit)
DES Control
address_offset : 0x20 Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DES_CTRL_OUTPUT_READY : When 1, Data decrypted/encrypted ready
bits : 0 - 0 (1 bit)
DES_CTRL_INPUT_READY : When 1, ready to encrypt/decrypt data
bits : 1 - 2 (2 bit)
DES_CTRL_DIRECTION : Select encryption/decryption 0x0: decryption is selected0x1: Encryption is selected
bits : 2 - 4 (3 bit)
DES_CTRL_TDES : Select DES or triple DES encryption/decryption
bits : 3 - 6 (4 bit)
DES_CTRL_MODE : Select CBC, ECB or CFB mode0x0: ECB mode0x1: CBC mode0x2: CFB mode0x3: reserved
bits : 4 - 9 (6 bit)
DES_CTRL_CONTEXT : If 1, this read-only status bit indicates that the context data registers can be overwritten and the host is permitted to write the next context
bits : 31 - 62 (32 bit)
DES Cryptographic Data Length
address_offset : 0x24 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DES_LENGTH : Cryptographic data length in bytes for all modes
bits : 0 - 31 (32 bit)
DES Cryptographic Data Length
address_offset : 0x24 Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DES_LENGTH : Cryptographic data length in bytes for all modes
bits : 0 - 31 (32 bit)
DES LSW Data RW
address_offset : 0x28 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DES_DATA_L : Data for encryption/decryption, LSW
bits : 0 - 31 (32 bit)
DES LSW Data RW
address_offset : 0x28 Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DES_DATA_L : Data for encryption/decryption, LSW
bits : 0 - 31 (32 bit)
DES MSW Data RW
address_offset : 0x2C Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DES_DATA_H : Data for encryption/decryption, MSW
bits : 0 - 31 (32 bit)
DES MSW Data RW
address_offset : 0x2C Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DES_DATA_H : Data for encryption/decryption, MSW
bits : 0 - 31 (32 bit)
DES Revision Number
address_offset : 0x30 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DES_REVISION : Revision number
bits : 0 - 31 (32 bit)
DES Revision Number
address_offset : 0x30 Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DES_REVISION : Revision number
bits : 0 - 31 (32 bit)
DES System Configuration
address_offset : 0x34 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DES_SYSCONFIG_SOFTRESET : Soft reset
bits : 1 - 2 (2 bit)
DES_SYSCONFIG_SIDLE : Sidle mode
bits : 2 - 5 (4 bit)
Enumeration:
0x0 : DES_SYSCONFIG_SIDLE_FORCE
Force-idle mode
End of enumeration elements list.
DES_SYSCONFIG_DMA_REQ_DATA_IN_EN : DMA Request Data In Enable
bits : 5 - 10 (6 bit)
DES_SYSCONFIG_DMA_REQ_DATA_OUT_EN : DMA Request Data Out Enable
bits : 6 - 12 (7 bit)
DES_SYSCONFIG_DMA_REQ_CONTEXT_IN_EN : DMA Request Context In Enable
bits : 7 - 14 (8 bit)
DES System Configuration
address_offset : 0x34 Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DES_SYSCONFIG_SOFTRESET : Soft reset
bits : 1 - 2 (2 bit)
DES_SYSCONFIG_SIDLE : Sidle mode
bits : 2 - 5 (4 bit)
Enumeration:
0x0 : DES_SYSCONFIG_SIDLE_FORCE
Force-idle mode
End of enumeration elements list.
DES_SYSCONFIG_DMA_REQ_DATA_IN_EN : DMA Request Data In Enable
bits : 5 - 10 (6 bit)
DES_SYSCONFIG_DMA_REQ_DATA_OUT_EN : DMA Request Data Out Enable
bits : 6 - 12 (7 bit)
DES_SYSCONFIG_DMA_REQ_CONTEXT_IN_EN : DMA Request Context In Enable
bits : 7 - 14 (8 bit)
DES System Status
address_offset : 0x38 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DES_SYSSTATUS_RESETDONE : Reset Done
bits : 0 - 0 (1 bit)
DES System Status
address_offset : 0x38 Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DES_SYSSTATUS_RESETDONE : Reset Done
bits : 0 - 0 (1 bit)
DES Interrupt Status
address_offset : 0x3C Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DES_IRQSTATUS_CONTEX_IN : This bit indicates context interrupt is active and triggers the interrupt output
bits : 0 - 0 (1 bit)
DES_IRQSTATUS_DATA_IN : This bit indicates data input interrupt is active and triggers the interrupt output
bits : 1 - 2 (2 bit)
DES_IRQSTATUS_DATA_OUT : This bit indicates data output interrupt is active and triggers the interrupt output
bits : 2 - 4 (3 bit)
DES Interrupt Status
address_offset : 0x3C Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DES_IRQSTATUS_CONTEX_IN : This bit indicates context interrupt is active and triggers the interrupt output
bits : 0 - 0 (1 bit)
DES_IRQSTATUS_DATA_IN : This bit indicates data input interrupt is active and triggers the interrupt output
bits : 1 - 2 (2 bit)
DES_IRQSTATUS_DATA_OUT : This bit indicates data output interrupt is active and triggers the interrupt output
bits : 2 - 4 (3 bit)
DES Key 3 MSW for 192-Bit Key
address_offset : 0x4 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DES_KEY3_H_KEY : Key Data
bits : 0 - 31 (32 bit)
DES Key 3 MSW for 192-Bit Key
address_offset : 0x4 Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DES_KEY3_H_KEY : Key Data
bits : 0 - 31 (32 bit)
DES Interrupt Enable
address_offset : 0x40 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DES_IRQENABLE_M_CONTEX_IN : If this bit is set to 1 the context interrupt is enabled
bits : 0 - 0 (1 bit)
DES_IRQENABLE_M_DATA_IN : If this bit is set to 1 the data input interrupt is enabled
bits : 1 - 2 (2 bit)
DES_IRQENABLE_M_DATA_OUT : If this bit is set to 1 the data output interrupt is enabled
bits : 2 - 4 (3 bit)
DES Interrupt Enable
address_offset : 0x40 Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DES_IRQENABLE_M_CONTEX_IN : If this bit is set to 1 the context interrupt is enabled
bits : 0 - 0 (1 bit)
DES_IRQENABLE_M_DATA_IN : If this bit is set to 1 the data input interrupt is enabled
bits : 1 - 2 (2 bit)
DES_IRQENABLE_M_DATA_OUT : If this bit is set to 1 the data output interrupt is enabled
bits : 2 - 4 (3 bit)
DES Dirty Bits
address_offset : 0x44 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DES_DIRTYBITS_S_ACCESS : This bit is set to 1 by the module if any of the DES_* registers is read
bits : 0 - 0 (1 bit)
DES_DIRTYBITS_S_DIRTY : This bit is set to 1 by the module if any of the DES_* registers is written
bits : 1 - 2 (2 bit)
DES Dirty Bits
address_offset : 0x44 Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DES_DIRTYBITS_S_ACCESS : This bit is set to 1 by the module if any of the DES_* registers is read
bits : 0 - 0 (1 bit)
DES_DIRTYBITS_S_DIRTY : This bit is set to 1 by the module if any of the DES_* registers is written
bits : 1 - 2 (2 bit)
DES Key 2 LSW for 128-Bit Key
address_offset : 0x8 Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DES_KEY2_L_KEY : Key Data
bits : 0 - 31 (32 bit)
DES Key 2 LSW for 128-Bit Key
address_offset : 0x8 Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DES_KEY2_L_KEY : Key Data
bits : 0 - 31 (32 bit)
DES Key 2 MSW for 128-Bit Key
address_offset : 0xC Bytes (0x0)
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DES_KEY2_H_KEY : Key Data
bits : 0 - 31 (32 bit)
DES Key 2 MSW for 128-Bit Key
address_offset : 0xC Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DES_KEY2_H_KEY : Key Data
bits : 0 - 31 (32 bit)
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.