\n
address_offset : 0x0 Bytes (0x0)
size : 0x10 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x60 Bytes (0x0)
size : 0xC byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x3C Bytes (0x0)
size : 0xC byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x10 Bytes (0x0)
size : 0x2C byte (0x0)
mem_usage : reserved
protection : not protected
address_offset : 0x48 Bytes (0x0)
size : 0x18 byte (0x0)
mem_usage : reserved
protection : not protected
System Control Register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
GEAR : GEAR
bits : 0 - 2 (3 bit)
access : read-write
PRCK : PRCK
bits : 8 - 10 (3 bit)
access : read-write
FPSEL : FPSEL
bits : 12 - 12 (1 bit)
access : read-write
FCSTOP : FCSTOP
bits : 20 - 20 (1 bit)
access : read-write
Protect Register
address_offset : 0x3C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CGPROTECT : CGPROTECT
bits : 0 - 7 (8 bit)
access : read-write
Oscillation Control Register
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
WUEON : WUEON
bits : 0 - 0 (1 bit)
access : write-only
WUEF : WUEF
bits : 1 - 1 (1 bit)
access : read-only
PLLON : PLLON
bits : 2 - 2 (1 bit)
access : read-write
XEN1 : XEN1
bits : 8 - 8 (1 bit)
access : read-write
OSCF : OSCF
bits : 9 - 9 (1 bit)
access : read-only
XEN2 : XEN2
bits : 16 - 16 (1 bit)
access : read-write
OSCSEL : OSCSEL
bits : 17 - 17 (1 bit)
access : read-write
EHOSCSEL : EHOSCSEL
bits : 18 - 18 (1 bit)
access : read-write
HWUPSEL : HWUPSEL
bits : 19 - 19 (1 bit)
access : read-write
WUODR : WUODR
bits : 20 - 31 (12 bit)
access : read-write
CG Interrupt Mode Control Register A
address_offset : 0x40 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
INT0EN : INT0EN
bits : 0 - 0 (1 bit)
access : read-write
EMST0 : EMST0
bits : 2 - 3 (2 bit)
access : read-only
EMCG0 : EMCG0
bits : 4 - 6 (3 bit)
access : read-write
INT1EN : INT1EN
bits : 8 - 8 (1 bit)
access : read-write
EMST1 : EMST1
bits : 10 - 11 (2 bit)
access : read-only
EMCG1 : EMCG1
bits : 12 - 14 (3 bit)
access : read-write
INT2EN : INT2EN
bits : 16 - 16 (1 bit)
access : read-write
EMST2 : EMST2
bits : 18 - 19 (2 bit)
access : read-only
EMCG2 : EMCG2
bits : 20 - 22 (3 bit)
access : read-write
INT3EN : INT3EN
bits : 24 - 24 (1 bit)
access : read-write
EMST3 : EMST3
bits : 26 - 27 (2 bit)
access : read-only
EMCG3 : EMCG3
bits : 28 - 30 (3 bit)
access : read-write
CG Interrupt Mode Control Register B
address_offset : 0x44 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
INT4EN : INT4EN
bits : 0 - 0 (1 bit)
access : read-write
EMST4 : EMST4
bits : 2 - 3 (2 bit)
access : read-only
EMCG4 : EMCG4
bits : 4 - 6 (3 bit)
access : read-write
INT5EN : INT5EN
bits : 8 - 8 (1 bit)
access : read-write
EMST5 : EMST5
bits : 10 - 11 (2 bit)
access : read-only
EMCG5 : EMCG5
bits : 12 - 14 (3 bit)
access : read-write
CG Interrupt Request Clear Register
address_offset : 0x60 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
ICRCG : ICRCG
bits : 0 - 4 (5 bit)
access : write-only
Reset Flag Register
address_offset : 0x64 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PONRSTF : PONRSTF
bits : 0 - 0 (1 bit)
access : read-write
PINRSTF : PINRSTF
bits : 1 - 1 (1 bit)
access : read-write
WDTRSTF : WDTRSTF
bits : 2 - 2 (1 bit)
access : read-write
SYSRSTF : SYSRSTF
bits : 4 - 4 (1 bit)
access : read-write
LVDRSTF : LVDRSTF
bits : 6 - 6 (1 bit)
access : read-write
NMI Flag Register
address_offset : 0x68 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
NMIFLG0 : NMIFLG0
bits : 0 - 0 (1 bit)
access : read-only
NMIFLG2 : NMIFLG2
bits : 2 - 2 (1 bit)
access : read-only
NMIFLG3 : NMIFLG3
bits : 3 - 3 (1 bit)
access : read-only
Standby Control Register
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
STBY : STBY
bits : 0 - 2 (3 bit)
access : read-write
PLL Selection Register
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PLLSEL : PLLSEL
bits : 0 - 0 (1 bit)
access : read-write
PLLSET : PLLSET
bits : 1 - 15 (15 bit)
access : read-write
PLLST : PLLST
bits : 18 - 18 (1 bit)
access : read-only
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.