\n

INTIFAO

Peripheral Memory Blocks

address_offset : 0x20 Bytes (0x0)
size : 0x8 byte (0x0)
mem_usage : registers
protection : not protected

address_offset : 0x0 Bytes (0x0)
size : 0x20 byte (0x0)
mem_usage : reserved
protection : not protected

Registers

STOP2INT_032

STOP2INT_033

STOP2INT_034

STOP2INT_035

STOP2INT_036

STOP2INT_037

STOP2INT_038

STOP2INT_039


STOP2INT_032

STOP2INT I_F Control Register in AO Area
address_offset : 0x20 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

STOP2INT_032 STOP2INT_032 read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 INT032EN INT032MODE INT032PFLG INT032NFLG INT032PCLR INT032NCLR

INT032EN : INT032EN
bits : 0 - 0 (1 bit)
access : read-write

INT032MODE : INT032MODE
bits : 2 - 2 (1 bit)
access : read-write

INT032PFLG : INT032PFLG
bits : 4 - 4 (1 bit)
access : read-write

INT032NFLG : INT032NFLG
bits : 5 - 5 (1 bit)
access : read-write

INT032PCLR : INT032PCLR
bits : 6 - 6 (1 bit)
access : read-write

INT032NCLR : INT032NCLR
bits : 7 - 7 (1 bit)
access : read-write


STOP2INT_033

STOP2INT I_F Control Register in AO Area
address_offset : 0x21 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

STOP2INT_033 STOP2INT_033 read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 INT033EN INT033MODE INT033PFLG INT033NFLG INT033PCLR INT033NCLR

INT033EN : INT033EN
bits : 0 - 0 (1 bit)
access : read-write

INT033MODE : INT033MODE
bits : 2 - 2 (1 bit)
access : read-write

INT033PFLG : INT033PFLG
bits : 4 - 4 (1 bit)
access : read-write

INT033NFLG : INT033NFLG
bits : 5 - 5 (1 bit)
access : read-write

INT033PCLR : INT033PCLR
bits : 6 - 6 (1 bit)
access : read-write

INT033NCLR : INT033NCLR
bits : 7 - 7 (1 bit)
access : read-write


STOP2INT_034

STOP2INT I_F Control Register in AO Area
address_offset : 0x22 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

STOP2INT_034 STOP2INT_034 read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 INT034EN INT034MODE INT034PFLG INT034NFLG INT034PCLR INT034NCLR

INT034EN : INT034EN
bits : 0 - 0 (1 bit)
access : read-write

INT034MODE : INT034MODE
bits : 2 - 2 (1 bit)
access : read-write

INT034PFLG : INT034PFLG
bits : 4 - 4 (1 bit)
access : read-write

INT034NFLG : INT034NFLG
bits : 5 - 5 (1 bit)
access : read-write

INT034PCLR : INT034PCLR
bits : 6 - 6 (1 bit)
access : read-write

INT034NCLR : INT034NCLR
bits : 7 - 7 (1 bit)
access : read-write


STOP2INT_035

STOP2INT I_F Control Register in AO Area
address_offset : 0x23 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

STOP2INT_035 STOP2INT_035 read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 INT035EN INT035MODE INT035PFLG INT035NFLG INT035PCLR INT035NCLR

INT035EN : INT035EN
bits : 0 - 0 (1 bit)
access : read-write

INT035MODE : INT035MODE
bits : 2 - 2 (1 bit)
access : read-write

INT035PFLG : INT035PFLG
bits : 4 - 4 (1 bit)
access : read-write

INT035NFLG : INT035NFLG
bits : 5 - 5 (1 bit)
access : read-write

INT035PCLR : INT035PCLR
bits : 6 - 6 (1 bit)
access : read-write

INT035NCLR : INT035NCLR
bits : 7 - 7 (1 bit)
access : read-write


STOP2INT_036

STOP2INT I_F Control Register in AO Area
address_offset : 0x24 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

STOP2INT_036 STOP2INT_036 read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 INT036EN INT036MODE INT036PFLG INT036NFLG INT036PCLR INT036NCLR

INT036EN : INT036EN
bits : 0 - 0 (1 bit)
access : read-write

INT036MODE : INT036MODE
bits : 2 - 2 (1 bit)
access : read-write

INT036PFLG : INT036PFLG
bits : 4 - 4 (1 bit)
access : read-write

INT036NFLG : INT036NFLG
bits : 5 - 5 (1 bit)
access : read-write

INT036PCLR : INT036PCLR
bits : 6 - 6 (1 bit)
access : read-write

INT036NCLR : INT036NCLR
bits : 7 - 7 (1 bit)
access : read-write


STOP2INT_037

STOP2INT I_F Control Register in AO Area
address_offset : 0x25 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

STOP2INT_037 STOP2INT_037 read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 INT037EN INT037MODE INT037PFLG INT037NFLG INT037PCLR INT037NCLR

INT037EN : INT037EN
bits : 0 - 0 (1 bit)
access : read-write

INT037MODE : INT037MODE
bits : 2 - 2 (1 bit)
access : read-write

INT037PFLG : INT037PFLG
bits : 4 - 4 (1 bit)
access : read-write

INT037NFLG : INT037NFLG
bits : 5 - 5 (1 bit)
access : read-write

INT037PCLR : INT037PCLR
bits : 6 - 6 (1 bit)
access : read-write

INT037NCLR : INT037NCLR
bits : 7 - 7 (1 bit)
access : read-write


STOP2INT_038

STOP2INT I_F Control Register in AO Area
address_offset : 0x26 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

STOP2INT_038 STOP2INT_038 read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 INT038EN INT038MODE INT038PFLG INT038NFLG INT038PCLR INT038NCLR

INT038EN : INT038EN
bits : 0 - 0 (1 bit)
access : read-write

INT038MODE : INT038MODE
bits : 2 - 2 (1 bit)
access : read-write

INT038PFLG : INT038PFLG
bits : 4 - 4 (1 bit)
access : read-write

INT038NFLG : INT038NFLG
bits : 5 - 5 (1 bit)
access : read-write

INT038PCLR : INT038PCLR
bits : 6 - 6 (1 bit)
access : read-write

INT038NCLR : INT038NCLR
bits : 7 - 7 (1 bit)
access : read-write


STOP2INT_039

STOP2INT I_F Control Register in AO Area
address_offset : 0x27 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

STOP2INT_039 STOP2INT_039 read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 INT039EN INT039MODE INT039PFLG INT039NFLG INT039PCLR INT039NCLR

INT039EN : INT039EN
bits : 0 - 0 (1 bit)
access : read-write

INT039MODE : INT039MODE
bits : 2 - 2 (1 bit)
access : read-write

INT039PFLG : INT039PFLG
bits : 4 - 4 (1 bit)
access : read-write

INT039NFLG : INT039NFLG
bits : 5 - 5 (1 bit)
access : read-write

INT039PCLR : INT039PCLR
bits : 6 - 6 (1 bit)
access : read-write

INT039NCLR : INT039NCLR
bits : 7 - 7 (1 bit)
access : read-write



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.