\n

AOREG

Peripheral Memory Blocks

address_offset : 0x2 Bytes (0x0)
size : 0x2 byte (0x0)
mem_usage : registers
protection : not protected

address_offset : 0x0 Bytes (0x0)
size : 0x2 byte (0x0)
mem_usage : reserved
protection : not protected

Registers

RSTFLG

RSTFLG1


RSTFLG

Reset Flag register
address_offset : 0x2 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

RSTFLG RSTFLG read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 PORF PINRSTF LVDRSTF

PORF : PORF
bits : 0 - 0 (1 bit)
access : read-write

PINRSTF : PINRSTF
bits : 3 - 3 (1 bit)
access : read-write

LVDRSTF : LVDRSTF
bits : 5 - 5 (1 bit)
access : read-write


RSTFLG1

Reset Flag1 register
address_offset : 0x3 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

RSTFLG1 RSTFLG1 read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 SYSRSTF WDTRSTF

SYSRSTF : SYSRSTF
bits : 0 - 0 (1 bit)
access : read-write

WDTRSTF : WDTRSTF
bits : 2 - 2 (1 bit)
access : read-write



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.