\n

PE

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x8 byte (0x0)
mem_usage : registers
protection : not protected

address_offset : 0x38 Bytes (0x0)
size : 0x4 byte (0x0)
mem_usage : registers
protection : not protected

address_offset : 0x28 Bytes (0x0)
size : 0xC byte (0x0)
mem_usage : registers
protection : not protected

address_offset : 0x34 Bytes (0x0)
size : 0x4 byte (0x0)
mem_usage : reserved
protection : not protected

address_offset : 0x8 Bytes (0x0)
size : 0x20 byte (0x0)
mem_usage : reserved
protection : not protected

Registers

DATA

OD

PUP

PDN

IE

CR


DATA

PE Data Register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DATA DATA read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PE0 PE1 PE2 PE3 PE4 PE5 PE6

PE0 : PE0
bits : 0 - 0 (1 bit)
access : read-write

PE1 : PE1
bits : 1 - 1 (1 bit)
access : read-write

PE2 : PE2
bits : 2 - 2 (1 bit)
access : read-write

PE3 : PE3
bits : 3 - 3 (1 bit)
access : read-write

PE4 : PE4
bits : 4 - 4 (1 bit)
access : read-write

PE5 : PE5
bits : 5 - 5 (1 bit)
access : read-write

PE6 : PE6
bits : 6 - 6 (1 bit)
access : read-write


OD

PE Open Drain Control Register
address_offset : 0x28 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

OD OD read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PE0OD PE1OD PE2OD PE3OD PE4OD PE5OD PE6OD

PE0OD : PE0OD
bits : 0 - 0 (1 bit)
access : read-write

PE1OD : PE1OD
bits : 1 - 1 (1 bit)
access : read-write

PE2OD : PE2OD
bits : 2 - 2 (1 bit)
access : read-write

PE3OD : PE3OD
bits : 3 - 3 (1 bit)
access : read-write

PE4OD : PE4OD
bits : 4 - 4 (1 bit)
access : read-write

PE5OD : PE5OD
bits : 5 - 5 (1 bit)
access : read-write

PE6OD : PE6OD
bits : 6 - 6 (1 bit)
access : read-write


PUP

PE Pull-up Control Register
address_offset : 0x2C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PUP PUP read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PE0UP PE1UP PE2UP PE3UP PE4UP PE5UP PE6UP

PE0UP : PE0UP
bits : 0 - 0 (1 bit)
access : read-write

PE1UP : PE1UP
bits : 1 - 1 (1 bit)
access : read-write

PE2UP : PE2UP
bits : 2 - 2 (1 bit)
access : read-write

PE3UP : PE3UP
bits : 3 - 3 (1 bit)
access : read-write

PE4UP : PE4UP
bits : 4 - 4 (1 bit)
access : read-write

PE5UP : PE5UP
bits : 5 - 5 (1 bit)
access : read-write

PE6UP : PE6UP
bits : 6 - 6 (1 bit)
access : read-write


PDN

PE Pull-Down Control Register
address_offset : 0x30 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PDN PDN read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PE0DN PE1DN PE2DN PE3DN PE4DN PE5DN PE6DN

PE0DN : PE0DN
bits : 0 - 0 (1 bit)
access : read-write

PE1DN : PE1DN
bits : 1 - 1 (1 bit)
access : read-write

PE2DN : PE2DN
bits : 2 - 2 (1 bit)
access : read-write

PE3DN : PE3DN
bits : 3 - 3 (1 bit)
access : read-write

PE4DN : PE4DN
bits : 4 - 4 (1 bit)
access : read-write

PE5DN : PE5DN
bits : 5 - 5 (1 bit)
access : read-write

PE6DN : PE6DN
bits : 6 - 6 (1 bit)
access : read-write


IE

PE Input Enable Control Register
address_offset : 0x38 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

IE IE read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PE0IE PE1IE PE2IE PE3IE PE4IE PE5IE PE6IE

PE0IE : PE0IE
bits : 0 - 0 (1 bit)
access : read-write

PE1IE : PE1IE
bits : 1 - 1 (1 bit)
access : read-write

PE2IE : PE2IE
bits : 2 - 2 (1 bit)
access : read-write

PE3IE : PE3IE
bits : 3 - 3 (1 bit)
access : read-write

PE4IE : PE4IE
bits : 4 - 4 (1 bit)
access : read-write

PE5IE : PE5IE
bits : 5 - 5 (1 bit)
access : read-write

PE6IE : PE6IE
bits : 6 - 6 (1 bit)
access : read-write


CR

PE Control Register
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CR CR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PE0C PE1C PE2C PE3C PE4C PE5C PE6C

PE0C : PE0C
bits : 0 - 0 (1 bit)
access : read-write

PE1C : PE1C
bits : 1 - 1 (1 bit)
access : read-write

PE2C : PE2C
bits : 2 - 2 (1 bit)
access : read-write

PE3C : PE3C
bits : 3 - 3 (1 bit)
access : read-write

PE4C : PE4C
bits : 4 - 4 (1 bit)
access : read-write

PE5C : PE5C
bits : 5 - 5 (1 bit)
access : read-write

PE6C : PE6C
bits : 6 - 6 (1 bit)
access : read-write



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.