\n

PN

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x8 byte (0x0)
mem_usage : registers
protection : not protected

address_offset : 0x38 Bytes (0x0)
size : 0x4 byte (0x0)
mem_usage : registers
protection : not protected

address_offset : 0x28 Bytes (0x0)
size : 0xC byte (0x0)
mem_usage : registers
protection : not protected

address_offset : 0x34 Bytes (0x0)
size : 0x4 byte (0x0)
mem_usage : reserved
protection : not protected

address_offset : 0x8 Bytes (0x0)
size : 0x20 byte (0x0)
mem_usage : reserved
protection : not protected

Registers

DATA

OD

PUP

PDN

IE

CR


DATA

Port N Data Register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DATA DATA read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PN0 PN1 PN2 PN3 PN4 PN5 PN6 PN7

PN0 : PN0
bits : 0 - 0 (1 bit)
access : read-write

PN1 : PN1
bits : 1 - 1 (1 bit)
access : read-write

PN2 : PN2
bits : 2 - 2 (1 bit)
access : read-write

PN3 : PN3
bits : 3 - 3 (1 bit)
access : read-write

PN4 : PN4
bits : 4 - 4 (1 bit)
access : read-write

PN5 : PN5
bits : 5 - 5 (1 bit)
access : read-write

PN6 : PN6
bits : 6 - 6 (1 bit)
access : read-write

PN7 : PN7
bits : 7 - 7 (1 bit)
access : read-write


OD

Port N Opend Drain Control Register
address_offset : 0x28 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

OD OD read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PN0OD PN1OD PN2OD PN3OD PN4OD PN5OD PN6OD PN7OD

PN0OD : PN0OD
bits : 0 - 0 (1 bit)
access : read-write

PN1OD : PN1OD
bits : 1 - 1 (1 bit)
access : read-write

PN2OD : PN2OD
bits : 2 - 2 (1 bit)
access : read-write

PN3OD : PN3OD
bits : 3 - 3 (1 bit)
access : read-write

PN4OD : PN4OD
bits : 4 - 4 (1 bit)
access : read-write

PN5OD : PN5OD
bits : 5 - 5 (1 bit)
access : read-write

PN6OD : PN6OD
bits : 6 - 6 (1 bit)
access : read-write

PN7OD : PN7OD
bits : 7 - 7 (1 bit)
access : read-write


PUP

Port N Pull-up Control Register
address_offset : 0x2C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PUP PUP read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PN0UP PN1UP PN2UP PN3UP PN4UP PN5UP PN6UP PN7UP

PN0UP : PN0UP
bits : 0 - 0 (1 bit)
access : read-write

PN1UP : PN1UP
bits : 1 - 1 (1 bit)
access : read-write

PN2UP : PN2UP
bits : 2 - 2 (1 bit)
access : read-write

PN3UP : PN3UP
bits : 3 - 3 (1 bit)
access : read-write

PN4UP : PN4UP
bits : 4 - 4 (1 bit)
access : read-write

PN5UP : PN5UP
bits : 5 - 5 (1 bit)
access : read-write

PN6UP : PN6UP
bits : 6 - 6 (1 bit)
access : read-write

PN7UP : PN7UP
bits : 7 - 7 (1 bit)
access : read-write


PDN

Port N Pull-down Control Register
address_offset : 0x30 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PDN PDN read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PN0DN PN1DN PN2DN PN3DN PN4DN PN5DN PN6DN PN7DN

PN0DN : PN0DN
bits : 0 - 0 (1 bit)
access : read-write

PN1DN : PN1DN
bits : 1 - 1 (1 bit)
access : read-write

PN2DN : PN2DN
bits : 2 - 2 (1 bit)
access : read-write

PN3DN : PN3DN
bits : 3 - 3 (1 bit)
access : read-write

PN4DN : PN4DN
bits : 4 - 4 (1 bit)
access : read-write

PN5DN : PN5DN
bits : 5 - 5 (1 bit)
access : read-write

PN6DN : PN6DN
bits : 6 - 6 (1 bit)
access : read-write

PN7DN : PN7DN
bits : 7 - 7 (1 bit)
access : read-write


IE

Port N Input Control Register
address_offset : 0x38 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

IE IE read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PN0IE PN1IE PN2IE PN3IE PN4IE PN5IE PN6IE PN7IE

PN0IE : PN0IE
bits : 0 - 0 (1 bit)
access : read-write

PN1IE : PN1IE
bits : 1 - 1 (1 bit)
access : read-write

PN2IE : PN2IE
bits : 2 - 2 (1 bit)
access : read-write

PN3IE : PN3IE
bits : 3 - 3 (1 bit)
access : read-write

PN4IE : PN4IE
bits : 4 - 4 (1 bit)
access : read-write

PN5IE : PN5IE
bits : 5 - 5 (1 bit)
access : read-write

PN6IE : PN6IE
bits : 6 - 6 (1 bit)
access : read-write

PN7IE : PN7IE
bits : 7 - 7 (1 bit)
access : read-write


CR

Port N Output Control Register
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CR CR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PN0C PN1C PN2C PN3C PN4C PN5C PN6C PN7C

PN0C : PN0C
bits : 0 - 0 (1 bit)
access : read-write

PN1C : PN1C
bits : 1 - 1 (1 bit)
access : read-write

PN2C : PN2C
bits : 2 - 2 (1 bit)
access : read-write

PN3C : PN3C
bits : 3 - 3 (1 bit)
access : read-write

PN4C : PN4C
bits : 4 - 4 (1 bit)
access : read-write

PN5C : PN5C
bits : 5 - 5 (1 bit)
access : read-write

PN6C : PN6C
bits : 6 - 6 (1 bit)
access : read-write

PN7C : PN7C
bits : 7 - 7 (1 bit)
access : read-write



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.