\n

PV

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x8 byte (0x0)
mem_usage : registers
protection : not protected

address_offset : 0x38 Bytes (0x0)
size : 0x4 byte (0x0)
mem_usage : registers
protection : not protected

address_offset : 0x28 Bytes (0x0)
size : 0xC byte (0x0)
mem_usage : registers
protection : not protected

address_offset : 0x34 Bytes (0x0)
size : 0x4 byte (0x0)
mem_usage : reserved
protection : not protected

address_offset : 0x8 Bytes (0x0)
size : 0x4 byte (0x0)
mem_usage : reserved
protection : not protected

address_offset : 0x24 Bytes (0x0)
size : 0x4 byte (0x0)
mem_usage : reserved
protection : not protected

address_offset : 0xC Bytes (0x0)
size : 0x18 byte (0x0)
mem_usage : registers
protection : not protected

Registers

DATA

FR3

FR4

FR5

FR6

FR7

OD

PUP

PDN

IE

CR

FR2


DATA

Port V Data Register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DATA DATA read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PV0 PV1 PV2 PV3 PV4 PV5 PV6 PV7

PV0 : PV0
bits : 0 - 0 (1 bit)
access : read-write

PV1 : PV1
bits : 1 - 1 (1 bit)
access : read-write

PV2 : PV2
bits : 2 - 2 (1 bit)
access : read-write

PV3 : PV3
bits : 3 - 3 (1 bit)
access : read-write

PV4 : PV4
bits : 4 - 4 (1 bit)
access : read-write

PV5 : PV5
bits : 5 - 5 (1 bit)
access : read-write

PV6 : PV6
bits : 6 - 6 (1 bit)
access : read-write

PV7 : PV7
bits : 7 - 7 (1 bit)
access : read-write


FR3

Port V Function Register 3
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

FR3 FR3 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PV0F3 PV1F3 PV2F3 PV5F3 PV6F3

PV0F3 : PV0F3
bits : 0 - 0 (1 bit)
access : read-write

PV1F3 : PV1F3
bits : 1 - 1 (1 bit)
access : read-write

PV2F3 : PV2F3
bits : 2 - 2 (1 bit)
access : read-write

PV5F3 : PV5F3
bits : 5 - 5 (1 bit)
access : read-write

PV6F3 : PV6F3
bits : 6 - 6 (1 bit)
access : read-write


FR4

Port V Function Register 4
address_offset : 0x14 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

FR4 FR4 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PV0F4 PV1F4 PV2F4 PV3F4 PV4F4 PV5F4 PV6F4 PV7F4

PV0F4 : PV0F4
bits : 0 - 0 (1 bit)
access : read-write

PV1F4 : PV1F4
bits : 1 - 1 (1 bit)
access : read-write

PV2F4 : PV2F4
bits : 2 - 2 (1 bit)
access : read-write

PV3F4 : PV3F4
bits : 3 - 3 (1 bit)
access : read-write

PV4F4 : PV4F4
bits : 4 - 4 (1 bit)
access : read-write

PV5F4 : PV5F4
bits : 5 - 5 (1 bit)
access : read-write

PV6F4 : PV6F4
bits : 6 - 6 (1 bit)
access : read-write

PV7F4 : PV7F4
bits : 7 - 7 (1 bit)
access : read-write


FR5

Port V Function Register 5
address_offset : 0x18 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

FR5 FR5 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PV0F5 PV1F5 PV2F5 PV3F5 PV4F5 PV5F5 PV6F5 PV7F5

PV0F5 : PV0F5
bits : 0 - 0 (1 bit)
access : read-write

PV1F5 : PV1F5
bits : 1 - 1 (1 bit)
access : read-write

PV2F5 : PV2F5
bits : 2 - 2 (1 bit)
access : read-write

PV3F5 : PV3F5
bits : 3 - 3 (1 bit)
access : read-write

PV4F5 : PV4F5
bits : 4 - 4 (1 bit)
access : read-write

PV5F5 : PV5F5
bits : 5 - 5 (1 bit)
access : read-write

PV6F5 : PV6F5
bits : 6 - 6 (1 bit)
access : read-write

PV7F5 : PV7F5
bits : 7 - 7 (1 bit)
access : read-write


FR6

Port V Function Register 6
address_offset : 0x1C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

FR6 FR6 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PV0F6 PV1F6 PV2F6 PV3F6 PV4F6 PV5F6 PV7F6

PV0F6 : PV0F6
bits : 0 - 0 (1 bit)
access : read-write

PV1F6 : PV1F6
bits : 1 - 1 (1 bit)
access : read-write

PV2F6 : PV2F6
bits : 2 - 2 (1 bit)
access : read-write

PV3F6 : PV3F6
bits : 3 - 3 (1 bit)
access : read-write

PV4F6 : PV4F6
bits : 4 - 4 (1 bit)
access : read-write

PV5F6 : PV5F6
bits : 5 - 5 (1 bit)
access : read-write

PV7F6 : PV7F6
bits : 7 - 7 (1 bit)
access : read-write


FR7

Port V Function Register 7
address_offset : 0x20 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

FR7 FR7 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PV0F7 PV1F7 PV2F7 PV3F7 PV4F7 PV5F7 PV6F7 PV7F7

PV0F7 : PV0F7
bits : 0 - 0 (1 bit)
access : read-write

PV1F7 : PV1F7
bits : 1 - 1 (1 bit)
access : read-write

PV2F7 : PV2F7
bits : 2 - 2 (1 bit)
access : read-write

PV3F7 : PV3F7
bits : 3 - 3 (1 bit)
access : read-write

PV4F7 : PV4F7
bits : 4 - 4 (1 bit)
access : read-write

PV5F7 : PV5F7
bits : 5 - 5 (1 bit)
access : read-write

PV6F7 : PV6F7
bits : 6 - 6 (1 bit)
access : read-write

PV7F7 : PV7F7
bits : 7 - 7 (1 bit)
access : read-write


OD

Port V Open Drain Control Register
address_offset : 0x28 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

OD OD read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PV0OD PV1OD PV2OD PV3OD PV4OD PV5OD PV6OD PV7OD

PV0OD : PV0OD
bits : 0 - 0 (1 bit)
access : read-write

PV1OD : PV1OD
bits : 1 - 1 (1 bit)
access : read-write

PV2OD : PV2OD
bits : 2 - 2 (1 bit)
access : read-write

PV3OD : PV3OD
bits : 3 - 3 (1 bit)
access : read-write

PV4OD : PV4OD
bits : 4 - 4 (1 bit)
access : read-write

PV5OD : PV5OD
bits : 5 - 5 (1 bit)
access : read-write

PV6OD : PV6OD
bits : 6 - 6 (1 bit)
access : read-write

PV7OD : PV7OD
bits : 7 - 7 (1 bit)
access : read-write


PUP

Port V Pull-up Control Register
address_offset : 0x2C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PUP PUP read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PV0UP PV1UP PV2UP PV3UP PV4UP PV5UP PV6UP PV7UP

PV0UP : PV0UP
bits : 0 - 0 (1 bit)
access : read-write

PV1UP : PV1UP
bits : 1 - 1 (1 bit)
access : read-write

PV2UP : PV2UP
bits : 2 - 2 (1 bit)
access : read-write

PV3UP : PV3UP
bits : 3 - 3 (1 bit)
access : read-write

PV4UP : PV4UP
bits : 4 - 4 (1 bit)
access : read-write

PV5UP : PV5UP
bits : 5 - 5 (1 bit)
access : read-write

PV6UP : PV6UP
bits : 6 - 6 (1 bit)
access : read-write

PV7UP : PV7UP
bits : 7 - 7 (1 bit)
access : read-write


PDN

Port V Pull-down Control Register
address_offset : 0x30 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PDN PDN read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PV0DN PV1DN PV2DN PV3DN PV4DN PV5DN PV6DN PV7DN

PV0DN : PV0DN
bits : 0 - 0 (1 bit)
access : read-write

PV1DN : PV1DN
bits : 1 - 1 (1 bit)
access : read-write

PV2DN : PV2DN
bits : 2 - 2 (1 bit)
access : read-write

PV3DN : PV3DN
bits : 3 - 3 (1 bit)
access : read-write

PV4DN : PV4DN
bits : 4 - 4 (1 bit)
access : read-write

PV5DN : PV5DN
bits : 5 - 5 (1 bit)
access : read-write

PV6DN : PV6DN
bits : 6 - 6 (1 bit)
access : read-write

PV7DN : PV7DN
bits : 7 - 7 (1 bit)
access : read-write


IE

Port V InPut Control Register
address_offset : 0x38 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

IE IE read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PV0IE PV1IE PV2IE PV3IE PV4IE PV5IE PV6IE PV7IE

PV0IE : PV0IE
bits : 0 - 0 (1 bit)
access : read-write

PV1IE : PV1IE
bits : 1 - 1 (1 bit)
access : read-write

PV2IE : PV2IE
bits : 2 - 2 (1 bit)
access : read-write

PV3IE : PV3IE
bits : 3 - 3 (1 bit)
access : read-write

PV4IE : PV4IE
bits : 4 - 4 (1 bit)
access : read-write

PV5IE : PV5IE
bits : 5 - 5 (1 bit)
access : read-write

PV6IE : PV6IE
bits : 6 - 6 (1 bit)
access : read-write

PV7IE : PV7IE
bits : 7 - 7 (1 bit)
access : read-write


CR

Port V OutPut Control Register
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CR CR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PV0C PV1C PV2C PV3C PV4C PV5C PV6C PV7C

PV0C : PV0C
bits : 0 - 0 (1 bit)
access : read-write

PV1C : PV1C
bits : 1 - 1 (1 bit)
access : read-write

PV2C : PV2C
bits : 2 - 2 (1 bit)
access : read-write

PV3C : PV3C
bits : 3 - 3 (1 bit)
access : read-write

PV4C : PV4C
bits : 4 - 4 (1 bit)
access : read-write

PV5C : PV5C
bits : 5 - 5 (1 bit)
access : read-write

PV6C : PV6C
bits : 6 - 6 (1 bit)
access : read-write

PV7C : PV7C
bits : 7 - 7 (1 bit)
access : read-write


FR2

Port V Function Register 2
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

FR2 FR2 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PV0F2 PV1F2 PV2F2 PV3F2 PV4F2 PV5F2 PV6F2 PV7F2

PV0F2 : PV0F2
bits : 0 - 0 (1 bit)
access : read-write

PV1F2 : PV1F2
bits : 1 - 1 (1 bit)
access : read-write

PV2F2 : PV2F2
bits : 2 - 2 (1 bit)
access : read-write

PV3F2 : PV3F2
bits : 3 - 3 (1 bit)
access : read-write

PV4F2 : PV4F2
bits : 4 - 4 (1 bit)
access : read-write

PV5F2 : PV5F2
bits : 5 - 5 (1 bit)
access : read-write

PV6F2 : PV6F2
bits : 6 - 6 (1 bit)
access : read-write

PV7F2 : PV7F2
bits : 7 - 7 (1 bit)
access : read-write



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.