\n

CANMB0

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x4 byte (0x0)
mem_usage : registers
protection : not protected

address_offset : 0x10 Bytes (0x0)
size : 0x4 byte (0x0)
mem_usage : registers
protection : not protected

address_offset : 0x8 Bytes (0x0)
size : 0x4 byte (0x0)
mem_usage : registers
protection : not protected

address_offset : 0x18 Bytes (0x0)
size : 0x4 byte (0x0)
mem_usage : registers
protection : not protected

address_offset : 0xC Bytes (0x0)
size : 0x4 byte (0x0)
mem_usage : reserved
protection : not protected

address_offset : 0x4 Bytes (0x0)
size : 0x4 byte (0x0)
mem_usage : reserved
protection : not protected

address_offset : 0x14 Bytes (0x0)
size : 0x4 byte (0x0)
mem_usage : reserved
protection : not protected

Registers

ID

DL

DH

TSVMCF


ID

CAN Mailbox ID
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ID ID read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ID RFH GAME_LAME IDE

ID : ID
bits : 0 - 28 (29 bit)
access : read-write

RFH : RFH
bits : 29 - 29 (1 bit)
access : read-write

GAME_LAME : GAME_LAME
bits : 30 - 30 (1 bit)
access : read-write

IDE : IDE
bits : 31 - 31 (1 bit)
access : read-write


DL

CAN Mailbox Lower Data Field (D3-D0)
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DL DL read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 D0 D1 D2 D3

D0 : D0
bits : 0 - 7 (8 bit)
access : read-write

D1 : D1
bits : 8 - 15 (8 bit)
access : read-write

D2 : D2
bits : 16 - 23 (8 bit)
access : read-write

D3 : D3
bits : 24 - 31 (8 bit)
access : read-write


DH

CAN Mailbox Upper Data Field (D7-D4)
address_offset : 0x18 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DH DH read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 D4 D5 D6 D7

D4 : D4
bits : 0 - 7 (8 bit)
access : read-write

D5 : D5
bits : 8 - 15 (8 bit)
access : read-write

D6 : D6
bits : 16 - 23 (8 bit)
access : read-write

D7 : D7
bits : 24 - 31 (8 bit)
access : read-write


TSVMCF

CAN Mailbox Time Stamp Value and Message Control Field
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

TSVMCF TSVMCF read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 DLC RTR TSV

DLC : DLC
bits : 0 - 3 (4 bit)
access : read-write

RTR : RTR
bits : 4 - 4 (1 bit)
access : read-write

TSV : TSV
bits : 16 - 31 (16 bit)
access : read-write



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.