\n

BIQ

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x3C byte (0x0)
mem_usage : registers
protection :

address_offset : 0x40 Bytes (0x0)
size : 0x4 byte (0x0)
mem_usage : registers
protection :

Registers

BIQ_COEFF0 (COEFF0)

BIQ_COEFF4 (COEFF4)

BIQ_COEFF5 (COEFF5)

BIQ_COEFF6 (COEFF6)

BIQ_COEFF7 (COEFF7)

BIQ_COEFF8 (COEFF8)

BIQ_COEFF9 (COEFF9)

BIQ_COEFF10 (COEFF10)

BIQ_COEFF11 (COEFF11)

BIQ_COEFF12 (COEFF12)

BIQ_COEFF13 (COEFF13)

BIQ_COEFF14 (COEFF14)

BIQ_COEFF1 (COEFF1)

BIQ_CTRL (CTRL)

BIQ_COEFF2 (COEFF2)

BIQ_COEFF3 (COEFF3)


BIQ_COEFF0 (COEFF0)

Coefficient b0 In H(z) Transfer Function (3.16 format) - 1st stage BIQ Coefficients
address_offset : 0x0 Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

BIQ_COEFF0 BIQ_COEFF0 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

BIQ_COEFF4 (COEFF4)

Coefficient a2 In H(z) Transfer Function (3.16 format) - 1st stage BIQ Coefficients
address_offset : 0x10 Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

BIQ_COEFF4 BIQ_COEFF4 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

BIQ_COEFF5 (COEFF5)

Coefficient b0 In H(z) Transfer Function (3.16 format) - 2nd stage BIQ Coefficients
address_offset : 0x14 Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

BIQ_COEFF5 BIQ_COEFF5 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

BIQ_COEFF6 (COEFF6)

Coefficient b1 In H(z) Transfer Function (3.16 format) - 2nd stage BIQ Coefficients
address_offset : 0x18 Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

BIQ_COEFF6 BIQ_COEFF6 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

BIQ_COEFF7 (COEFF7)

Coefficient b2 In H(z) Transfer Function (3.16 format) - 2nd stage BIQ Coefficients
address_offset : 0x1C Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

BIQ_COEFF7 BIQ_COEFF7 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

BIQ_COEFF8 (COEFF8)

Coefficient a1 In H(z) Transfer Function (3.16 format) - 2nd stage BIQ Coefficients
address_offset : 0x20 Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

BIQ_COEFF8 BIQ_COEFF8 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

BIQ_COEFF9 (COEFF9)

Coefficient a2 In H(z) Transfer Function (3.16 format) - 2nd stage BIQ Coefficients
address_offset : 0x24 Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

BIQ_COEFF9 BIQ_COEFF9 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

BIQ_COEFF10 (COEFF10)

Coefficient b0 In H(z) Transfer Function (3.16 format) - 3rd stage BIQ Coefficients
address_offset : 0x28 Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

BIQ_COEFF10 BIQ_COEFF10 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

BIQ_COEFF11 (COEFF11)

Coefficient b1 In H(z) Transfer Function (3.16 format) - 3rd stage BIQ Coefficients
address_offset : 0x2C Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

BIQ_COEFF11 BIQ_COEFF11 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

BIQ_COEFF12 (COEFF12)

Coefficient b2 In H(z) Transfer Function (3.16 format) - 3rd stage BIQ Coefficients
address_offset : 0x30 Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

BIQ_COEFF12 BIQ_COEFF12 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

BIQ_COEFF13 (COEFF13)

Coefficient a1 In H(z) Transfer Function (3.16 format) - 3rd stage BIQ Coefficients
address_offset : 0x34 Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

BIQ_COEFF13 BIQ_COEFF13 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

BIQ_COEFF14 (COEFF14)

Coefficient a2 In H(z) Transfer Function (3.16 format) - 3rd stage BIQ Coefficients
address_offset : 0x38 Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

BIQ_COEFF14 BIQ_COEFF14 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

BIQ_COEFF1 (COEFF1)

Coefficient b1 In H(z) Transfer Function (3.16 format) - 1st stage BIQ Coefficients
address_offset : 0x4 Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

BIQ_COEFF1 BIQ_COEFF1 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

BIQ_CTRL (CTRL)

BIQ Control Register
address_offset : 0x40 Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

BIQ_CTRL BIQ_CTRL read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 EN SELPWM PRGCOEF RSTn UPSR SR_DIV

EN : BIQ Filter Start To Run
bits : 0 - 0 (1 bit)
access : read-write

Enumeration:

#0 : 0

BIQ filter is not processing

#1 : 1

BIQ filter is on

End of enumeration elements list.

SELPWM : AC Path Selection For BIQ
bits : 1 - 1 (1 bit)
access : read-write

Enumeration:

#0 : 0

used in ADC path

#1 : 1

used in DPWM path

End of enumeration elements list.

PRGCOEF : Programming Mode Coefficient Control Bit This bit must be turned off when BIQEN in on.
bits : 2 - 2 (1 bit)
access : read-write

Enumeration:

#0 : 0

Coefficient RAM is in normal mode

#1 : 1

coefficient RAM is under programming mode

End of enumeration elements list.

RSTn : Move BIQ Out Of Reset State
bits : 3 - 3 (1 bit)
access : read-write

Enumeration:

#0 : 0

BIQ filter is in reset state

#1 : 1

When this bit is on, the default coefficients will be downloaded to the coefficient ram automatically in 32 internal system clocks. Processor must delay enough time before changing the coefficients or turn the BIQ on

End of enumeration elements list.

UPSR : DPWM Path Up Sample Rate (From SR_DIV Result) This register is only used when SELPWM is set to 1. The operating sample rate for the biquad filter will be (UPSR+1)*HCLK/(SR_DIV+1). Default value for this register is 3.
bits : 4 - 6 (3 bit)
access : read-write

SR_DIV : Sample Rate Divider This register is used to program the operating sampling rate of the biquad filter. The sample rate is defined as HCLK/(SR_DIV+1). Default to 3071 so the sampling rate is 16K when HCLK is 49.152MHz.
bits : 16 - 28 (13 bit)
access : read-write


BIQ_COEFF2 (COEFF2)

Coefficient b2 In H(z) Transfer Function (3.16 format) - 1st stage BIQ Coefficients
address_offset : 0x8 Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

BIQ_COEFF2 BIQ_COEFF2 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

BIQ_COEFF3 (COEFF3)

Coefficient a1 In H(z) Transfer Function (3.16 format) - 1st stage BIQ Coefficients
address_offset : 0xC Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

BIQ_COEFF3 BIQ_COEFF3 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0


Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.