\n
address_offset : 0x0 Bytes (0x0)
size : 0x4 byte (0x0)
mem_usage : registers
protection :
AHB Bus Matrix Priority Control Register
address_offset : 0x0 Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
INTACTEN : Highest AHB Bus Priority of Cortex®-M4 Core Enable Bit (Write Protect)
Enable Cortex®-M4 Core With Highest AHB Bus Priority In AHB Bus Matrix
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
bits : 0 - 0 (1 bit)
access : read-write
Enumeration:
#0 : 0
Run robin mode
#1 : 1
Cortex®-M4 CPU with highest bus priority when interrupt occusr
End of enumeration elements list.
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.