\n
address_offset : 0x0 Bytes (0x0)
size : 0x54 byte (0x0)
mem_usage : registers
protection :
Control Register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
ENABLE : Enables the TRNG to Provide Random Values
bits : 0 - 0 (1 bit)
KEY : Security Key
bits : 8 - 31 (24 bit)
Enumeration: KEYSelect
0x524E47 : PASSWD
Writing any other value in this field aborts the write operation.
End of enumeration elements list.
Interrupt Enable Register
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
DATRDY : Data Ready Interrupt Enable
bits : 0 - 0 (1 bit)
Interrupt Disable Register
address_offset : 0x14 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
DATRDY : Data Ready Interrupt Disable
bits : 0 - 0 (1 bit)
Interrupt Mask Register
address_offset : 0x18 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DATRDY : Data Ready Interrupt Mask
bits : 0 - 0 (1 bit)
Interrupt Status Register
address_offset : 0x1C Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DATRDY : Data Ready
bits : 0 - 0 (1 bit)
Output Data Register
address_offset : 0x50 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
ODATA : Output Data
bits : 0 - 31 (32 bit)
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.