\n
address_offset : 0x0 Bytes (0x0)
size : 0xC byte (0x0)
mem_usage : registers
protection :
Control Register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
WDRSTT : Watchdog Restart
bits : 0 - 0 (1 bit)
KEY : Password
bits : 24 - 31 (8 bit)
Enumeration: KEYSelect
0xC4 : PASSWD
Writing any other value in this field aborts the write operation.
End of enumeration elements list.
Mode Register
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
WDV : Watchdog Counter Value
bits : 0 - 11 (12 bit)
WDFIEN : Watchdog Fault Interrupt Enable
bits : 12 - 12 (1 bit)
WDRSTEN : Watchdog Reset Enable
bits : 13 - 13 (1 bit)
WDDIS : Watchdog Disable
bits : 15 - 15 (1 bit)
ALLONES : Must Always Be Written with 0xFFF
bits : 16 - 27 (12 bit)
WDDBGHLT : Watchdog Debug Halt
bits : 28 - 28 (1 bit)
WDIDLEHLT : Watchdog Idle Halt
bits : 29 - 29 (1 bit)
Status Register
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
WDUNF : Watchdog Underflow
bits : 0 - 0 (1 bit)
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.