GR551x

Vendor Web: Goodix

download svd file

All devices of this Vendor

Name : GR551x

Architecture

Architecture : CM4 (CM4)

revision : r0p0

endian : little

Number of relevant bits in Interrupt priority : 2

Peripherals

name : AES
description : Advanced Encryption Standard
base address : 0x0
Interrupt (16) AES : AES interrupt

name : AON
description : Always-on Domain
base address : 0x0

name : DMA
description : Direct Memory Access
base address : 0x0
Interrupt (3) DMA : DMA Interrupt

name : DUAL_TIMER0
description : Dual-Timer
base address : 0x0

name : DUAL_TIMER1
description : Dual-Timer
base address : 0x0

name : GPIO0
description : General Purpose Input Output
base address : 0x0
Interrupt (6) EXT0 : GPIO_0~GPIO15 interrupts
Interrupt (7) EXT1 : GPIO_16~GPIO31 interrupts

name : GPIO1
description : General Purpose Input Output
base address : 0x0
Interrupt (6) EXT0 : GPIO_0~GPIO15 interrupts
Interrupt (7) EXT1 : GPIO_16~GPIO31 interrupts

name : HMAC
description : Hash Message Authentication Code
base address : 0x0
Interrupt (17) HMAC : HMAC interrupt

name : I2C0
description : The Inter-Integrated Circuit (I2C) bus is a two-wire serial interface
base address : 0x0
Interrupt (14) I2C0 : I2C0 interrupt
Interrupt (15) I2C1 : I2C1 interrupt

name : I2C1
description : The Inter-Integrated Circuit (I2C) bus is a two-wire serial interface
base address : 0x0
Interrupt (14) I2C0 : I2C0 interrupt
Interrupt (15) I2C1 : I2C1 interrupt

name : I2S_M
description : Inter—IC Sound
base address : 0x0
Interrupt (29) I2S_M : I2S_M interrupt
Interrupt (30) I2S_S : I2S_S interrupt

name : I2S_S
description : Inter—IC Sound
base address : 0x0
Interrupt (29) I2S_M : I2S_M interrupt
Interrupt (30) I2S_S : I2S_S interrupt

name : ISO7816
description : SIM Interface block (ISO/IEC 7816-3 )
base address : 0x0
Interrupt (31) ISO7816 : ISO7816 Interrupt

name : PIN_MUX
description : pin multiplexing
base address : 0x0

name : PKC
description : Public Key Cryptography
base address : 0x0
Interrupt (21) PKC : PKC interrupt

name : PWM0
description : Pulse Width Modulation
base address : 0x0

name : PWM1
description : Pulse Width Modulation
base address : 0x0

name : QSPI0
description : Serial Peripheral Interface
base address : 0x0
Interrupt (11) QSPI0 : QSPI0 interrupts
Interrupt (23) QSPI1 : QSPI1 interrupt

name : QSPI1
description : Serial Peripheral Interface
base address : 0x0
Interrupt (11) QSPI0 : QSPI0 interrupts
Interrupt (23) QSPI1 : QSPI1 interrupt

name : RNG
description : True Random Number Generator
base address : 0x0
Interrupt (19) RNG : RNG interrupt

name : SADC
description : Sense Analog-to-Digital Converter
base address : 0x0

name : SPIM
description : Serial Peripheral Interface
base address : 0x0
Interrupt (4) SPI_M : SPI_M Interrupt
Interrupt (5) SPI_S : SPI_S Interrupt

name : SPIS
description : Serial Peripheral Interface
base address : 0x0
Interrupt (4) SPI_M : SPI_M Interrupt
Interrupt (5) SPI_S : SPI_S Interrupt

name : TIMER0
description : Analog-to-Digital Converter
base address : 0x0
Interrupt (8) TIMER0 : Timer0 interrupts
Interrupt (9) TIMER1 : Timer1 interrupts
Interrupt (10) DUAL_TIMER : DUAL_TIMER interrupts
Interrupt (26) SLEEP_TIMER : Sleep Timer Interrupt

name : TIMER1
description : Analog-to-Digital Converter
base address : 0x0
Interrupt (8) TIMER0 : Timer0 interrupts
Interrupt (9) TIMER1 : Timer1 interrupts
Interrupt (10) DUAL_TIMER : DUAL_TIMER interrupts
Interrupt (26) SLEEP_TIMER : Sleep Timer Interrupt

name : UART0
description : UART
base address : 0x0

name : UART1
description : UART
base address : 0x0

name : WDT
description : System Watchdog
base address : 0x0
Interrupt (0) WDT : Watchdog interrupt
Interrupt (28) AON_WDT : AON_WDT interrupt

name : XQSPI
description : XIP_Cache Register
base address : 0x0


Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.