ChipSelect

• Chips by feature
• Chips by Vendor
• about
• login

Vendor Web: Infineon

download svd file

All devices of this Vendor

Name : psoc4100sp256kb

description : PSoC4100Sp256KB

Architecture

Architecture : ARM Cortex-M0+ (CM0PLUS)

revision : r0p1

endian : little

Number of relevant bits in Interrupt priority : 2

Peripherals

name : CPUSS
description : CPU Subsystem
base address : 0x0
Interrupt (0) ioss_interrupts_gpio_0 : GPIO P0
Interrupt (1) ioss_interrupts_gpio_1 : GPIO P1
Interrupt (2) ioss_interrupts_gpio_2 : GPIO P2
Interrupt (3) ioss_interrupts_gpio_3 : GPIO P3
Interrupt (4) ioss_interrupt_gpio : GPIO All Ports
Interrupt (5) lpcomp_interrupt : LPCOMP trigger interrupt #0
Interrupt (6) srss_interrupt_wdt : WDT
Interrupt (7) scb_0_interrupt : SCB #0
Interrupt (8) scb_1_interrupt : SCB #1
Interrupt (9) scb_2_interrupt : SCB #2
Interrupt (10) scb_3_interrupt : SCB #3
Interrupt (11) scb_4_interrupt : SCB #4
Interrupt (12) pass_0_interrupt_ctbs : CTBm Interrupt (all CTBms)
Interrupt (13) pass_1_interrupt_ctbs : CTBm Interrupt (all CTBms)
Interrupt (14) wco_interrupt : WCO WDT Interrupt
Interrupt (15) cpuss_interrupt_dma : DMA Interrupt
Interrupt (16) cpuss_interrupt_spcif : SPCIF interrupt
Interrupt (17) csd_interrupt : CSD #0 (Primarily Capsense)
Interrupt (18) tcpwm_interrupts_0 : TCPWM #0, Counter #0
Interrupt (19) tcpwm_interrupts_1 : TCPWM #0, Counter #1
Interrupt (20) tcpwm_interrupts_2 : TCPWM #0, Counter #2
Interrupt (21) tcpwm_interrupts_3 : TCPWM #0, Counter #3
Interrupt (22) tcpwm_interrupts_4 : TCPWM #0, Counter #4
Interrupt (23) tcpwm_interrupts_5 : TCPWM #0, Counter #5
Interrupt (24) tcpwm_interrupts_6 : TCPWM #0, Counter #6
Interrupt (25) tcpwm_interrupts_7 : TCPWM #0, Counter #7
Interrupt (26) pass_0_interrupt_sar : SAR
Interrupt (27) pass_1_interrupt_sar : SAR
Interrupt (28) exco_interrupt : EXCO Interrupt

name : DMAC
description : DataWire/DMA Controller
base address : 0x0

name : GPIO
description : GPIO port control/configuration
base address : 0x0

name : HSIOM
description : High Speed IO Matrix (HSIOM)
base address : 0x0

name : PERI
description : Peripheral Interconnect
base address : 0x0

name : PRGIO
description : Programmable IO configuration
base address : 0x0

name : SPCIF
description : Flash Control Interface
base address : 0x0

name : SRSSLT
description : System Resources Lite Subsystem
base address : 0x0

name : TCPWM
description : Timer/Counter/PWM
base address : 0x0

name : WCO
description : 32KHz Oscillator
base address : 0x0