\n
address_offset : 0x0 Bytes (0x0)
size : 0x1000 byte (0x0)
mem_usage : registers
protection :
CRC data register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DR : DR
bits : 0 - 31 (32 bit)
CRC initial value
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CRC_INIT : CRC_INIT
bits : 0 - 31 (32 bit)
CRC polynomial
address_offset : 0x14 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
POL : POL
bits : 0 - 31 (32 bit)
CRC independent data register
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
IDR : IDR
bits : 0 - 31 (32 bit)
CRC control register
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
RESET : RESET
bits : 0 - 0 (1 bit)
POLYSIZE : POLYSIZE
bits : 3 - 4 (2 bit)
REV_IN : REV_IN
bits : 5 - 6 (2 bit)
REV_OUT : REV_OUT
bits : 7 - 7 (1 bit)
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.