\n
address_offset : 0x0 Bytes (0x0)
size : 0x1000 byte (0x0)
mem_usage : registers
protection :
SDMMC power control register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PWRCTRL : PWRCTRL
bits : 0 - 1 (2 bit)
VSWITCH : VSWITCH
bits : 2 - 2 (1 bit)
VSWITCHEN : VSWITCHEN
bits : 3 - 3 (1 bit)
DIRPOL : DIRPOL
bits : 4 - 4 (1 bit)
The SDMMC_RESPCMDR register contains the command index field of the last command response received. If the command response transmission does not contain the command index field (long or OCR response), the RESPCMD field is unknown, although it must contain 111111b (the value of the reserved field from the response).
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
RESPCMD : RESPCMD
bits : 0 - 5 (6 bit)
The SDMMC_RESP1/2/3/4R registers contain the status of a card, which is part of the received response.
address_offset : 0x14 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
CARDSTATUS1 : CARDSTATUS1
bits : 0 - 31 (32 bit)
The SDMMC_RESP1/2/3/4R registers contain the status of a card, which is part of the received response.
address_offset : 0x18 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
CARDSTATUS2 : CARDSTATUS2
bits : 0 - 31 (32 bit)
The SDMMC_RESP1/2/3/4R registers contain the status of a card, which is part of the received response.
address_offset : 0x1C Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
CARDSTATUS3 : CARDSTATUS3
bits : 0 - 31 (32 bit)
The SDMMC_RESP1/2/3/4R registers contain the status of a card, which is part of the received response.
address_offset : 0x20 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
CARDSTATUS4 : CARDSTATUS4
bits : 0 - 31 (32 bit)
The SDMMC_DTIMER register contains the data timeout period, in card bus clock periods. A counter loads the value from the SDMMC_DTIMER register, and starts decrementing when the data path state machine (DPSM) enters the Wait_R or Busy state. If the timer reaches 0 while the DPSM is in either of these states, the timeout status flag is set.
address_offset : 0x24 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DATATIME : DATATIME
bits : 0 - 31 (32 bit)
The SDMMC_DLENR register contains the number of data bytes to be transferred. The value is loaded into the data counter when data transfer starts.
address_offset : 0x28 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DATALENGTH : DATALENGTH
bits : 0 - 24 (25 bit)
The SDMMC_DCTRL register control the data path state machine (DPSM).
address_offset : 0x2C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DTEN : DTEN
bits : 0 - 0 (1 bit)
DTDIR : DTDIR
bits : 1 - 1 (1 bit)
DTMODE : DTMODE
bits : 2 - 3 (2 bit)
DBLOCKSIZE : DBLOCKSIZE
bits : 4 - 7 (4 bit)
RWSTART : RWSTART
bits : 8 - 8 (1 bit)
RWSTOP : RWSTOP
bits : 9 - 9 (1 bit)
RWMOD : RWMOD
bits : 10 - 10 (1 bit)
SDIOEN : SDIOEN
bits : 11 - 11 (1 bit)
BOOTACKEN : BOOTACKEN
bits : 12 - 12 (1 bit)
FIFORST : FIFORST
bits : 13 - 13 (1 bit)
The SDMMC_DCNTR register loads the value from the data length register (see SDMMC_DLENR) when the DPSM moves from the Idle state to the Wait_R or Wait_S state. As data is transferred, the counter decrements the value until it reaches 0. The DPSM then moves to the Idle state and when there has been no error, the data status end flag (DATAEND) is set.
address_offset : 0x30 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DATACOUNT : DATACOUNT
bits : 0 - 24 (25 bit)
The SDMMC_STAR register is a read-only register. It contains two types of flag: Static flags (bits [28, 21, 11:0]): these bits remain asserted until they are cleared by writing to the SDMMC interrupt Clear register (see SDMMC_ICR) Dynamic flags (bits [20:12]): these bits change state depending on the state of the underlying logic (for example, FIFO full and empty flags are asserted and de-asserted as data while written to the FIFO)
address_offset : 0x34 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
CCRCFAIL : CCRCFAIL
bits : 0 - 0 (1 bit)
DCRCFAIL : DCRCFAIL
bits : 1 - 1 (1 bit)
CTIMEOUT : CTIMEOUT
bits : 2 - 2 (1 bit)
DTIMEOUT : DTIMEOUT
bits : 3 - 3 (1 bit)
TXUNDERR : TXUNDERR
bits : 4 - 4 (1 bit)
RXOVERR : RXOVERR
bits : 5 - 5 (1 bit)
CMDREND : CMDREND
bits : 6 - 6 (1 bit)
CMDSENT : CMDSENT
bits : 7 - 7 (1 bit)
DATAEND : DATAEND
bits : 8 - 8 (1 bit)
DHOLD : DHOLD
bits : 9 - 9 (1 bit)
DBCKEND : DBCKEND
bits : 10 - 10 (1 bit)
DABORT : DABORT
bits : 11 - 11 (1 bit)
DPSMACT : DPSMACT
bits : 12 - 12 (1 bit)
CPSMACT : CPSMACT
bits : 13 - 13 (1 bit)
TXFIFOHE : TXFIFOHE
bits : 14 - 14 (1 bit)
RXFIFOHF : RXFIFOHF
bits : 15 - 15 (1 bit)
TXFIFOF : TXFIFOF
bits : 16 - 16 (1 bit)
RXFIFOF : RXFIFOF
bits : 17 - 17 (1 bit)
TXFIFOE : TXFIFOE
bits : 18 - 18 (1 bit)
RXFIFOE : RXFIFOE
bits : 19 - 19 (1 bit)
BUSYD0 : BUSYD0
bits : 20 - 20 (1 bit)
BUSYD0END : BUSYD0END
bits : 21 - 21 (1 bit)
SDIOIT : SDIOIT
bits : 22 - 22 (1 bit)
ACKFAIL : ACKFAIL
bits : 23 - 23 (1 bit)
ACKTIMEOUT : ACKTIMEOUT
bits : 24 - 24 (1 bit)
VSWEND : VSWEND
bits : 25 - 25 (1 bit)
CKSTOP : CKSTOP
bits : 26 - 26 (1 bit)
IDMATE : IDMATE
bits : 27 - 27 (1 bit)
IDMABTC : IDMABTC
bits : 28 - 28 (1 bit)
The SDMMC_ICR register is a write-only register. Writing a bit with 1 clears the corresponding bit in the SDMMC_STAR status register.
address_offset : 0x38 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CCRCFAILC : CCRCFAILC
bits : 0 - 0 (1 bit)
DCRCFAILC : DCRCFAILC
bits : 1 - 1 (1 bit)
CTIMEOUTC : CTIMEOUTC
bits : 2 - 2 (1 bit)
DTIMEOUTC : DTIMEOUTC
bits : 3 - 3 (1 bit)
TXUNDERRC : TXUNDERRC
bits : 4 - 4 (1 bit)
RXOVERRC : RXOVERRC
bits : 5 - 5 (1 bit)
CMDRENDC : CMDRENDC
bits : 6 - 6 (1 bit)
CMDSENTC : CMDSENTC
bits : 7 - 7 (1 bit)
DATAENDC : DATAENDC
bits : 8 - 8 (1 bit)
DHOLDC : DHOLDC
bits : 9 - 9 (1 bit)
DBCKENDC : DBCKENDC
bits : 10 - 10 (1 bit)
DABORTC : DABORTC
bits : 11 - 11 (1 bit)
BUSYD0ENDC : BUSYD0ENDC
bits : 21 - 21 (1 bit)
SDIOITC : SDIOITC
bits : 22 - 22 (1 bit)
ACKFAILC : ACKFAILC
bits : 23 - 23 (1 bit)
ACKTIMEOUTC : ACKTIMEOUTC
bits : 24 - 24 (1 bit)
VSWENDC : VSWENDC
bits : 25 - 25 (1 bit)
CKSTOPC : CKSTOPC
bits : 26 - 26 (1 bit)
IDMATEC : IDMATEC
bits : 27 - 27 (1 bit)
IDMABTCC : IDMABTCC
bits : 28 - 28 (1 bit)
The interrupt mask register determines which status flags generate an interrupt request by setting the corresponding bit to 1.
address_offset : 0x3C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CCRCFAILIE : CCRCFAILIE
bits : 0 - 0 (1 bit)
DCRCFAILIE : DCRCFAILIE
bits : 1 - 1 (1 bit)
CTIMEOUTIE : CTIMEOUTIE
bits : 2 - 2 (1 bit)
DTIMEOUTIE : DTIMEOUTIE
bits : 3 - 3 (1 bit)
TXUNDERRIE : TXUNDERRIE
bits : 4 - 4 (1 bit)
RXOVERRIE : RXOVERRIE
bits : 5 - 5 (1 bit)
CMDRENDIE : CMDRENDIE
bits : 6 - 6 (1 bit)
CMDSENTIE : CMDSENTIE
bits : 7 - 7 (1 bit)
DATAENDIE : DATAENDIE
bits : 8 - 8 (1 bit)
DHOLDIE : DHOLDIE
bits : 9 - 9 (1 bit)
DBCKENDIE : DBCKENDIE
bits : 10 - 10 (1 bit)
DABORTIE : DABORTIE
bits : 11 - 11 (1 bit)
TXFIFOHEIE : TXFIFOHEIE
bits : 14 - 14 (1 bit)
RXFIFOHFIE : RXFIFOHFIE
bits : 15 - 15 (1 bit)
RXFIFOFIE : RXFIFOFIE
bits : 17 - 17 (1 bit)
TXFIFOEIE : TXFIFOEIE
bits : 18 - 18 (1 bit)
BUSYD0ENDIE : BUSYD0ENDIE
bits : 21 - 21 (1 bit)
SDIOITIE : SDIOITIE
bits : 22 - 22 (1 bit)
ACKFAILIE : ACKFAILIE
bits : 23 - 23 (1 bit)
ACKTIMEOUTIE : ACKTIMEOUTIE
bits : 24 - 24 (1 bit)
VSWENDIE : VSWENDIE
bits : 25 - 25 (1 bit)
CKSTOPIE : CKSTOPIE
bits : 26 - 26 (1 bit)
IDMABTCIE : IDMABTCIE
bits : 28 - 28 (1 bit)
SDMMC version register
address_offset : 0x3F4 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
MINREV : MINREV
bits : 0 - 3 (4 bit)
MAJREV : MAJREV
bits : 4 - 7 (4 bit)
SDMMC identification register
address_offset : 0x3F8 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
IP_ID : IP_ID
bits : 0 - 31 (32 bit)
SDMMC size ID register
address_offset : 0x3FC Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
SID : SID
bits : 0 - 31 (32 bit)
The SDMMC_CLKCR register controls the SDMMC_CK output clock, the sdmmc_rx_ck receive clock, and the bus width.
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CLKDIV : CLKDIV
bits : 0 - 9 (10 bit)
PWRSAV : PWRSAV
bits : 12 - 12 (1 bit)
WIDBUS : WIDBUS
bits : 14 - 15 (2 bit)
NEGEDGE : NEGEDGE
bits : 16 - 16 (1 bit)
HWFC_EN : HWFC_EN
bits : 17 - 17 (1 bit)
DDR : DDR
bits : 18 - 18 (1 bit)
BUSSPEED : BUSSPEED
bits : 19 - 19 (1 bit)
SELCLKRX : SELCLKRX
bits : 20 - 21 (2 bit)
The SDMMC_ACKTIMER register contains the acknowledgment timeout period, in SDMMC_CK bus clock periods. A counter loads the value from the SDMMC_ACKTIMER register, and starts decrementing when the data path state machine (DPSM) enters the Wait_Ack state. If the timer reaches 0 while the DPSM is in this states, the acknowledgment timeout status flag is set.
address_offset : 0x40 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
ACKTIME : ACKTIME
bits : 0 - 24 (25 bit)
The receive and transmit FIFOs can be read or written as 32-bit wide registers. The FIFOs contain 32 entries on 32 sequential addresses. This allows the CPU to use its load and store multiple operands to read from/write to the FIFO.
address_offset : 0x50 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
IDMAEN : IDMAEN
bits : 0 - 0 (1 bit)
IDMABMODE : IDMABMODE
bits : 1 - 1 (1 bit)
The SDMMC_IDMABSIZER register contains the buffer size when in linked list configuration.
address_offset : 0x54 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
IDMABNDT : IDMABNDT
bits : 5 - 16 (12 bit)
The SDMMC_IDMABASER register contains the memory buffer base address in single buffer configuration and linked list configuration.
address_offset : 0x58 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
IDMABASE : IDMABASE
bits : 0 - 31 (32 bit)
SDMMC IDMA linked list address register
address_offset : 0x64 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
IDMALA : IDMALA
bits : 2 - 15 (14 bit)
ABR : ABR
bits : 29 - 29 (1 bit)
ULS : ULS
bits : 30 - 30 (1 bit)
ULA : ULA
bits : 31 - 31 (1 bit)
SDMMC IDMA linked list memory base register
address_offset : 0x68 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
IDMABA : IDMABA
bits : 2 - 31 (30 bit)
The SDMMC_ARGR register contains a 32-bit command argument, which is sent to a card as part of a command message.
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CMDARG : CMDARG
bits : 0 - 31 (32 bit)
The receive and transmit FIFOs can be only read or written as word (32-bit) wide registers. The FIFOs contain 16 entries on sequential addresses. This allows the CPU to use its load and store multiple operands to read from/write to the FIFO. The FIFO register interface takes care of correct data alignment inside the FIFO, the FIFO register address used by the CPU does matter. When accessing SDMMC_FIFOR with half word or byte access an AHB bus fault is generated.
address_offset : 0x80 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
FIFODATA : FIFODATA
bits : 0 - 31 (32 bit)
The receive and transmit FIFOs can be only read or written as word (32-bit) wide registers. The FIFOs contain 16 entries on sequential addresses. This allows the CPU to use its load and store multiple operands to read from/write to the FIFO. The FIFO register interface takes care of correct data alignment inside the FIFO, the FIFO register address used by the CPU does matter. When accessing SDMMC_FIFOR with half word or byte access an AHB bus fault is generated.
address_offset : 0x84 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
FIFODATA : FIFODATA
bits : 0 - 31 (32 bit)
The receive and transmit FIFOs can be only read or written as word (32-bit) wide registers. The FIFOs contain 16 entries on sequential addresses. This allows the CPU to use its load and store multiple operands to read from/write to the FIFO. The FIFO register interface takes care of correct data alignment inside the FIFO, the FIFO register address used by the CPU does matter. When accessing SDMMC_FIFOR with half word or byte access an AHB bus fault is generated.
address_offset : 0x88 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
FIFODATA : FIFODATA
bits : 0 - 31 (32 bit)
The receive and transmit FIFOs can be only read or written as word (32-bit) wide registers. The FIFOs contain 16 entries on sequential addresses. This allows the CPU to use its load and store multiple operands to read from/write to the FIFO. The FIFO register interface takes care of correct data alignment inside the FIFO, the FIFO register address used by the CPU does matter. When accessing SDMMC_FIFOR with half word or byte access an AHB bus fault is generated.
address_offset : 0x8C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
FIFODATA : FIFODATA
bits : 0 - 31 (32 bit)
The receive and transmit FIFOs can be only read or written as word (32-bit) wide registers. The FIFOs contain 16 entries on sequential addresses. This allows the CPU to use its load and store multiple operands to read from/write to the FIFO. The FIFO register interface takes care of correct data alignment inside the FIFO, the FIFO register address used by the CPU does matter. When accessing SDMMC_FIFOR with half word or byte access an AHB bus fault is generated.
address_offset : 0x90 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
FIFODATA : FIFODATA
bits : 0 - 31 (32 bit)
The receive and transmit FIFOs can be only read or written as word (32-bit) wide registers. The FIFOs contain 16 entries on sequential addresses. This allows the CPU to use its load and store multiple operands to read from/write to the FIFO. The FIFO register interface takes care of correct data alignment inside the FIFO, the FIFO register address used by the CPU does matter. When accessing SDMMC_FIFOR with half word or byte access an AHB bus fault is generated.
address_offset : 0x94 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
FIFODATA : FIFODATA
bits : 0 - 31 (32 bit)
The receive and transmit FIFOs can be only read or written as word (32-bit) wide registers. The FIFOs contain 16 entries on sequential addresses. This allows the CPU to use its load and store multiple operands to read from/write to the FIFO. The FIFO register interface takes care of correct data alignment inside the FIFO, the FIFO register address used by the CPU does matter. When accessing SDMMC_FIFOR with half word or byte access an AHB bus fault is generated.
address_offset : 0x98 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
FIFODATA : FIFODATA
bits : 0 - 31 (32 bit)
The receive and transmit FIFOs can be only read or written as word (32-bit) wide registers. The FIFOs contain 16 entries on sequential addresses. This allows the CPU to use its load and store multiple operands to read from/write to the FIFO. The FIFO register interface takes care of correct data alignment inside the FIFO, the FIFO register address used by the CPU does matter. When accessing SDMMC_FIFOR with half word or byte access an AHB bus fault is generated.
address_offset : 0x9C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
FIFODATA : FIFODATA
bits : 0 - 31 (32 bit)
The receive and transmit FIFOs can be only read or written as word (32-bit) wide registers. The FIFOs contain 16 entries on sequential addresses. This allows the CPU to use its load and store multiple operands to read from/write to the FIFO. The FIFO register interface takes care of correct data alignment inside the FIFO, the FIFO register address used by the CPU does matter. When accessing SDMMC_FIFOR with half word or byte access an AHB bus fault is generated.
address_offset : 0xA0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
FIFODATA : FIFODATA
bits : 0 - 31 (32 bit)
The receive and transmit FIFOs can be only read or written as word (32-bit) wide registers. The FIFOs contain 16 entries on sequential addresses. This allows the CPU to use its load and store multiple operands to read from/write to the FIFO. The FIFO register interface takes care of correct data alignment inside the FIFO, the FIFO register address used by the CPU does matter. When accessing SDMMC_FIFOR with half word or byte access an AHB bus fault is generated.
address_offset : 0xA4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
FIFODATA : FIFODATA
bits : 0 - 31 (32 bit)
The receive and transmit FIFOs can be only read or written as word (32-bit) wide registers. The FIFOs contain 16 entries on sequential addresses. This allows the CPU to use its load and store multiple operands to read from/write to the FIFO. The FIFO register interface takes care of correct data alignment inside the FIFO, the FIFO register address used by the CPU does matter. When accessing SDMMC_FIFOR with half word or byte access an AHB bus fault is generated.
address_offset : 0xA8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
FIFODATA : FIFODATA
bits : 0 - 31 (32 bit)
The receive and transmit FIFOs can be only read or written as word (32-bit) wide registers. The FIFOs contain 16 entries on sequential addresses. This allows the CPU to use its load and store multiple operands to read from/write to the FIFO. The FIFO register interface takes care of correct data alignment inside the FIFO, the FIFO register address used by the CPU does matter. When accessing SDMMC_FIFOR with half word or byte access an AHB bus fault is generated.
address_offset : 0xAC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
FIFODATA : FIFODATA
bits : 0 - 31 (32 bit)
The receive and transmit FIFOs can be only read or written as word (32-bit) wide registers. The FIFOs contain 16 entries on sequential addresses. This allows the CPU to use its load and store multiple operands to read from/write to the FIFO. The FIFO register interface takes care of correct data alignment inside the FIFO, the FIFO register address used by the CPU does matter. When accessing SDMMC_FIFOR with half word or byte access an AHB bus fault is generated.
address_offset : 0xB0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
FIFODATA : FIFODATA
bits : 0 - 31 (32 bit)
The receive and transmit FIFOs can be only read or written as word (32-bit) wide registers. The FIFOs contain 16 entries on sequential addresses. This allows the CPU to use its load and store multiple operands to read from/write to the FIFO. The FIFO register interface takes care of correct data alignment inside the FIFO, the FIFO register address used by the CPU does matter. When accessing SDMMC_FIFOR with half word or byte access an AHB bus fault is generated.
address_offset : 0xB4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
FIFODATA : FIFODATA
bits : 0 - 31 (32 bit)
The receive and transmit FIFOs can be only read or written as word (32-bit) wide registers. The FIFOs contain 16 entries on sequential addresses. This allows the CPU to use its load and store multiple operands to read from/write to the FIFO. The FIFO register interface takes care of correct data alignment inside the FIFO, the FIFO register address used by the CPU does matter. When accessing SDMMC_FIFOR with half word or byte access an AHB bus fault is generated.
address_offset : 0xB8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
FIFODATA : FIFODATA
bits : 0 - 31 (32 bit)
The receive and transmit FIFOs can be only read or written as word (32-bit) wide registers. The FIFOs contain 16 entries on sequential addresses. This allows the CPU to use its load and store multiple operands to read from/write to the FIFO. The FIFO register interface takes care of correct data alignment inside the FIFO, the FIFO register address used by the CPU does matter. When accessing SDMMC_FIFOR with half word or byte access an AHB bus fault is generated.
address_offset : 0xBC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
FIFODATA : FIFODATA
bits : 0 - 31 (32 bit)
The SDMMC_CMDR register contains the command index and command type bits. The command index is sent to a card as part of a command message. The command type bits control the command path state machine (CPSM).
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CMDINDEX : CMDINDEX
bits : 0 - 5 (6 bit)
CMDTRANS : CMDTRANS
bits : 6 - 6 (1 bit)
CMDSTOP : CMDSTOP
bits : 7 - 7 (1 bit)
WAITRESP : WAITRESP
bits : 8 - 9 (2 bit)
WAITINT : WAITINT
bits : 10 - 10 (1 bit)
WAITPEND : WAITPEND
bits : 11 - 11 (1 bit)
CPSMEN : CPSMEN
bits : 12 - 12 (1 bit)
DTHOLD : DTHOLD
bits : 13 - 13 (1 bit)
BOOTMODE : BOOTMODE
bits : 14 - 14 (1 bit)
BOOTEN : BOOTEN
bits : 15 - 15 (1 bit)
CMDSUSPEND : CMDSUSPEND
bits : 16 - 16 (1 bit)
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.