\n

DMAMUX1

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x400 byte (0x0)
mem_usage : registers
protection :

Registers

DMAMUX_C0CR

DMAMUX_C4CR

DMAMUX_RG0CR

DMAMUX_RG1CR

DMAMUX_RG2CR

DMAMUX_RG3CR

DMAMUX_RG4CR

DMAMUX_RG5CR

DMAMUX_RG6CR

DMAMUX_RG7CR

DMAMUX_C5CR

DMAMUX_RGSR

DMAMUX_RGCFR

DMAMUX_C6CR

DMAMUX_C7CR

DMAMUX_C8CR

DMAMUX_C9CR

DMAMUX_C10CR

DMAMUX_C11CR

DMAMUX_C12CR

DMAMUX_C13CR

DMAMUX_C14CR

DMAMUX_C15CR

DMAMUX_HWCFGR2

DMAMUX_HWCFGR1

DMAMUX_VERR

DMAMUX_IPIDR

DMAMUX_SIDR

DMAMUX_C1CR

DMAMUX_C2CR

DMAMUX_CSR

DMAMUX_CFR

DMAMUX_C3CR


DMAMUX_C0CR

DMAMUX request line multiplexer channel 0 configuration register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DMAMUX_C0CR DMAMUX_C0CR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 DMAREQ_ID SOIE EGE SE SPOL NBREQ SYNC_ID

DMAREQ_ID : DMAREQ_ID
bits : 0 - 6 (7 bit)

SOIE : SOIE
bits : 8 - 8 (1 bit)

EGE : EGE
bits : 9 - 9 (1 bit)

SE : SE
bits : 16 - 16 (1 bit)

SPOL : SPOL
bits : 17 - 18 (2 bit)

NBREQ : NBREQ
bits : 19 - 23 (5 bit)

SYNC_ID : SYNC_ID
bits : 24 - 26 (3 bit)


DMAMUX_C4CR

DMAMUX request line multiplexer channel 4 configuration register
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DMAMUX_C4CR DMAMUX_C4CR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 DMAREQ_ID SOIE EGE SE SPOL NBREQ SYNC_ID

DMAREQ_ID : DMAREQ_ID
bits : 0 - 6 (7 bit)

SOIE : SOIE
bits : 8 - 8 (1 bit)

EGE : EGE
bits : 9 - 9 (1 bit)

SE : SE
bits : 16 - 16 (1 bit)

SPOL : SPOL
bits : 17 - 18 (2 bit)

NBREQ : NBREQ
bits : 19 - 23 (5 bit)

SYNC_ID : SYNC_ID
bits : 24 - 26 (3 bit)


DMAMUX_RG0CR

DMAMUX request generator channel 0 configuration register
address_offset : 0x100 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DMAMUX_RG0CR DMAMUX_RG0CR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SIG_ID OIE GE GPOL GNBREQ

SIG_ID : SIG_ID
bits : 0 - 2 (3 bit)

OIE : OIE
bits : 8 - 8 (1 bit)

GE : GE
bits : 16 - 16 (1 bit)

GPOL : GPOL
bits : 17 - 18 (2 bit)

GNBREQ : GNBREQ
bits : 19 - 23 (5 bit)


DMAMUX_RG1CR

DMAMUX request generator channel 1 configuration register
address_offset : 0x104 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DMAMUX_RG1CR DMAMUX_RG1CR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SIG_ID OIE GE GPOL GNBREQ

SIG_ID : SIG_ID
bits : 0 - 2 (3 bit)

OIE : OIE
bits : 8 - 8 (1 bit)

GE : GE
bits : 16 - 16 (1 bit)

GPOL : GPOL
bits : 17 - 18 (2 bit)

GNBREQ : GNBREQ
bits : 19 - 23 (5 bit)


DMAMUX_RG2CR

DMAMUX request generator channel 2 configuration register
address_offset : 0x108 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DMAMUX_RG2CR DMAMUX_RG2CR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SIG_ID OIE GE GPOL GNBREQ

SIG_ID : SIG_ID
bits : 0 - 2 (3 bit)

OIE : OIE
bits : 8 - 8 (1 bit)

GE : GE
bits : 16 - 16 (1 bit)

GPOL : GPOL
bits : 17 - 18 (2 bit)

GNBREQ : GNBREQ
bits : 19 - 23 (5 bit)


DMAMUX_RG3CR

DMAMUX request generator channel 3 configuration register
address_offset : 0x10C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DMAMUX_RG3CR DMAMUX_RG3CR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SIG_ID OIE GE GPOL GNBREQ

SIG_ID : SIG_ID
bits : 0 - 2 (3 bit)

OIE : OIE
bits : 8 - 8 (1 bit)

GE : GE
bits : 16 - 16 (1 bit)

GPOL : GPOL
bits : 17 - 18 (2 bit)

GNBREQ : GNBREQ
bits : 19 - 23 (5 bit)


DMAMUX_RG4CR

DMAMUX request generator channel 4 configuration register
address_offset : 0x110 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DMAMUX_RG4CR DMAMUX_RG4CR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SIG_ID OIE GE GPOL GNBREQ

SIG_ID : SIG_ID
bits : 0 - 2 (3 bit)

OIE : OIE
bits : 8 - 8 (1 bit)

GE : GE
bits : 16 - 16 (1 bit)

GPOL : GPOL
bits : 17 - 18 (2 bit)

GNBREQ : GNBREQ
bits : 19 - 23 (5 bit)


DMAMUX_RG5CR

DMAMUX request generator channel 5 configuration register
address_offset : 0x114 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DMAMUX_RG5CR DMAMUX_RG5CR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SIG_ID OIE GE GPOL GNBREQ

SIG_ID : SIG_ID
bits : 0 - 2 (3 bit)

OIE : OIE
bits : 8 - 8 (1 bit)

GE : GE
bits : 16 - 16 (1 bit)

GPOL : GPOL
bits : 17 - 18 (2 bit)

GNBREQ : GNBREQ
bits : 19 - 23 (5 bit)


DMAMUX_RG6CR

DMAMUX request generator channel 6 configuration register
address_offset : 0x118 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DMAMUX_RG6CR DMAMUX_RG6CR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SIG_ID OIE GE GPOL GNBREQ

SIG_ID : SIG_ID
bits : 0 - 2 (3 bit)

OIE : OIE
bits : 8 - 8 (1 bit)

GE : GE
bits : 16 - 16 (1 bit)

GPOL : GPOL
bits : 17 - 18 (2 bit)

GNBREQ : GNBREQ
bits : 19 - 23 (5 bit)


DMAMUX_RG7CR

DMAMUX request generator channel 7 configuration register
address_offset : 0x11C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DMAMUX_RG7CR DMAMUX_RG7CR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SIG_ID OIE GE GPOL GNBREQ

SIG_ID : SIG_ID
bits : 0 - 2 (3 bit)

OIE : OIE
bits : 8 - 8 (1 bit)

GE : GE
bits : 16 - 16 (1 bit)

GPOL : GPOL
bits : 17 - 18 (2 bit)

GNBREQ : GNBREQ
bits : 19 - 23 (5 bit)


DMAMUX_C5CR

DMAMUX request line multiplexer channel 5 configuration register
address_offset : 0x14 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DMAMUX_C5CR DMAMUX_C5CR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 DMAREQ_ID SOIE EGE SE SPOL NBREQ SYNC_ID

DMAREQ_ID : DMAREQ_ID
bits : 0 - 6 (7 bit)

SOIE : SOIE
bits : 8 - 8 (1 bit)

EGE : EGE
bits : 9 - 9 (1 bit)

SE : SE
bits : 16 - 16 (1 bit)

SPOL : SPOL
bits : 17 - 18 (2 bit)

NBREQ : NBREQ
bits : 19 - 23 (5 bit)

SYNC_ID : SYNC_ID
bits : 24 - 26 (3 bit)


DMAMUX_RGSR

DMAMUX request generator interrupt status register
address_offset : 0x140 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

DMAMUX_RGSR DMAMUX_RGSR read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 OF0 OF1 OF2 OF3 OF4 OF5 OF6 OF7

OF0 : OF0
bits : 0 - 0 (1 bit)

OF1 : OF1
bits : 1 - 1 (1 bit)

OF2 : OF2
bits : 2 - 2 (1 bit)

OF3 : OF3
bits : 3 - 3 (1 bit)

OF4 : OF4
bits : 4 - 4 (1 bit)

OF5 : OF5
bits : 5 - 5 (1 bit)

OF6 : OF6
bits : 6 - 6 (1 bit)

OF7 : OF7
bits : 7 - 7 (1 bit)


DMAMUX_RGCFR

DMAMUX request generator interrupt clear flag register
address_offset : 0x144 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0

DMAMUX_RGCFR DMAMUX_RGCFR write-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 COF0 COF1 COF2 COF3 COF4 COF5 COF6 COF7

COF0 : COF0
bits : 0 - 0 (1 bit)

COF1 : COF1
bits : 1 - 1 (1 bit)

COF2 : COF2
bits : 2 - 2 (1 bit)

COF3 : COF3
bits : 3 - 3 (1 bit)

COF4 : COF4
bits : 4 - 4 (1 bit)

COF5 : COF5
bits : 5 - 5 (1 bit)

COF6 : COF6
bits : 6 - 6 (1 bit)

COF7 : COF7
bits : 7 - 7 (1 bit)


DMAMUX_C6CR

DMAMUX request line multiplexer channel 6 configuration register
address_offset : 0x18 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DMAMUX_C6CR DMAMUX_C6CR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 DMAREQ_ID SOIE EGE SE SPOL NBREQ SYNC_ID

DMAREQ_ID : DMAREQ_ID
bits : 0 - 6 (7 bit)

SOIE : SOIE
bits : 8 - 8 (1 bit)

EGE : EGE
bits : 9 - 9 (1 bit)

SE : SE
bits : 16 - 16 (1 bit)

SPOL : SPOL
bits : 17 - 18 (2 bit)

NBREQ : NBREQ
bits : 19 - 23 (5 bit)

SYNC_ID : SYNC_ID
bits : 24 - 26 (3 bit)


DMAMUX_C7CR

DMAMUX request line multiplexer channel 7 configuration register
address_offset : 0x1C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DMAMUX_C7CR DMAMUX_C7CR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 DMAREQ_ID SOIE EGE SE SPOL NBREQ SYNC_ID

DMAREQ_ID : DMAREQ_ID
bits : 0 - 6 (7 bit)

SOIE : SOIE
bits : 8 - 8 (1 bit)

EGE : EGE
bits : 9 - 9 (1 bit)

SE : SE
bits : 16 - 16 (1 bit)

SPOL : SPOL
bits : 17 - 18 (2 bit)

NBREQ : NBREQ
bits : 19 - 23 (5 bit)

SYNC_ID : SYNC_ID
bits : 24 - 26 (3 bit)


DMAMUX_C8CR

DMAMUX request line multiplexer channel 8 configuration register
address_offset : 0x20 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DMAMUX_C8CR DMAMUX_C8CR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 DMAREQ_ID SOIE EGE SE SPOL NBREQ SYNC_ID

DMAREQ_ID : DMAREQ_ID
bits : 0 - 6 (7 bit)

SOIE : SOIE
bits : 8 - 8 (1 bit)

EGE : EGE
bits : 9 - 9 (1 bit)

SE : SE
bits : 16 - 16 (1 bit)

SPOL : SPOL
bits : 17 - 18 (2 bit)

NBREQ : NBREQ
bits : 19 - 23 (5 bit)

SYNC_ID : SYNC_ID
bits : 24 - 26 (3 bit)


DMAMUX_C9CR

DMAMUX request line multiplexer channel 9 configuration register
address_offset : 0x24 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DMAMUX_C9CR DMAMUX_C9CR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 DMAREQ_ID SOIE EGE SE SPOL NBREQ SYNC_ID

DMAREQ_ID : DMAREQ_ID
bits : 0 - 6 (7 bit)

SOIE : SOIE
bits : 8 - 8 (1 bit)

EGE : EGE
bits : 9 - 9 (1 bit)

SE : SE
bits : 16 - 16 (1 bit)

SPOL : SPOL
bits : 17 - 18 (2 bit)

NBREQ : NBREQ
bits : 19 - 23 (5 bit)

SYNC_ID : SYNC_ID
bits : 24 - 26 (3 bit)


DMAMUX_C10CR

DMAMUX request line multiplexer channel 10 configuration register
address_offset : 0x28 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DMAMUX_C10CR DMAMUX_C10CR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 DMAREQ_ID SOIE EGE SE SPOL NBREQ SYNC_ID

DMAREQ_ID : DMAREQ_ID
bits : 0 - 6 (7 bit)

SOIE : SOIE
bits : 8 - 8 (1 bit)

EGE : EGE
bits : 9 - 9 (1 bit)

SE : SE
bits : 16 - 16 (1 bit)

SPOL : SPOL
bits : 17 - 18 (2 bit)

NBREQ : NBREQ
bits : 19 - 23 (5 bit)

SYNC_ID : SYNC_ID
bits : 24 - 26 (3 bit)


DMAMUX_C11CR

DMAMUX request line multiplexer channel 11 configuration register
address_offset : 0x2C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DMAMUX_C11CR DMAMUX_C11CR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 DMAREQ_ID SOIE EGE SE SPOL NBREQ SYNC_ID

DMAREQ_ID : DMAREQ_ID
bits : 0 - 6 (7 bit)

SOIE : SOIE
bits : 8 - 8 (1 bit)

EGE : EGE
bits : 9 - 9 (1 bit)

SE : SE
bits : 16 - 16 (1 bit)

SPOL : SPOL
bits : 17 - 18 (2 bit)

NBREQ : NBREQ
bits : 19 - 23 (5 bit)

SYNC_ID : SYNC_ID
bits : 24 - 26 (3 bit)


DMAMUX_C12CR

DMAMUX request line multiplexer channel 12 configuration register
address_offset : 0x30 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DMAMUX_C12CR DMAMUX_C12CR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 DMAREQ_ID SOIE EGE SE SPOL NBREQ SYNC_ID

DMAREQ_ID : DMAREQ_ID
bits : 0 - 6 (7 bit)

SOIE : SOIE
bits : 8 - 8 (1 bit)

EGE : EGE
bits : 9 - 9 (1 bit)

SE : SE
bits : 16 - 16 (1 bit)

SPOL : SPOL
bits : 17 - 18 (2 bit)

NBREQ : NBREQ
bits : 19 - 23 (5 bit)

SYNC_ID : SYNC_ID
bits : 24 - 26 (3 bit)


DMAMUX_C13CR

DMAMUX request line multiplexer channel 13 configuration register
address_offset : 0x34 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DMAMUX_C13CR DMAMUX_C13CR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 DMAREQ_ID SOIE EGE SE SPOL NBREQ SYNC_ID

DMAREQ_ID : DMAREQ_ID
bits : 0 - 6 (7 bit)

SOIE : SOIE
bits : 8 - 8 (1 bit)

EGE : EGE
bits : 9 - 9 (1 bit)

SE : SE
bits : 16 - 16 (1 bit)

SPOL : SPOL
bits : 17 - 18 (2 bit)

NBREQ : NBREQ
bits : 19 - 23 (5 bit)

SYNC_ID : SYNC_ID
bits : 24 - 26 (3 bit)


DMAMUX_C14CR

DMAMUX request line multiplexer channel 14 configuration register
address_offset : 0x38 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DMAMUX_C14CR DMAMUX_C14CR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 DMAREQ_ID SOIE EGE SE SPOL NBREQ SYNC_ID

DMAREQ_ID : DMAREQ_ID
bits : 0 - 6 (7 bit)

SOIE : SOIE
bits : 8 - 8 (1 bit)

EGE : EGE
bits : 9 - 9 (1 bit)

SE : SE
bits : 16 - 16 (1 bit)

SPOL : SPOL
bits : 17 - 18 (2 bit)

NBREQ : NBREQ
bits : 19 - 23 (5 bit)

SYNC_ID : SYNC_ID
bits : 24 - 26 (3 bit)


DMAMUX_C15CR

DMAMUX request line multiplexer channel 15 configuration register
address_offset : 0x3C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DMAMUX_C15CR DMAMUX_C15CR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 DMAREQ_ID SOIE EGE SE SPOL NBREQ SYNC_ID

DMAREQ_ID : DMAREQ_ID
bits : 0 - 6 (7 bit)

SOIE : SOIE
bits : 8 - 8 (1 bit)

EGE : EGE
bits : 9 - 9 (1 bit)

SE : SE
bits : 16 - 16 (1 bit)

SPOL : SPOL
bits : 17 - 18 (2 bit)

NBREQ : NBREQ
bits : 19 - 23 (5 bit)

SYNC_ID : SYNC_ID
bits : 24 - 26 (3 bit)


DMAMUX_HWCFGR2

DMAMUX hardware configuration 2 register
address_offset : 0x3EC Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

DMAMUX_HWCFGR2 DMAMUX_HWCFGR2 read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 NUM_DMA_EXT_REQ

NUM_DMA_EXT_REQ : NUM_DMA_EXT_REQ
bits : 0 - 7 (8 bit)


DMAMUX_HWCFGR1

DMAMUX hardware configuration 1 register
address_offset : 0x3F0 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

DMAMUX_HWCFGR1 DMAMUX_HWCFGR1 read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 NUM_DMA_STREAMS NUM_DMA_PERIPH_REQ NUM_DMA_TRIG NUM_DMA_REQGEN

NUM_DMA_STREAMS : NUM_DMA_STREAMS
bits : 0 - 7 (8 bit)

NUM_DMA_PERIPH_REQ : NUM_DMA_PERIPH_REQ
bits : 8 - 15 (8 bit)

NUM_DMA_TRIG : NUM_DMA_TRIG
bits : 16 - 23 (8 bit)

NUM_DMA_REQGEN : NUM_DMA_REQGEN
bits : 24 - 31 (8 bit)


DMAMUX_VERR

This register identifies the IP version.
address_offset : 0x3F4 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

DMAMUX_VERR DMAMUX_VERR read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 MINREV MAJREV

MINREV : MINREV
bits : 0 - 3 (4 bit)

MAJREV : MAJREV
bits : 4 - 7 (4 bit)


DMAMUX_IPIDR

This register identifies the IP.
address_offset : 0x3F8 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

DMAMUX_IPIDR DMAMUX_IPIDR read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ID

ID : ID
bits : 0 - 31 (32 bit)


DMAMUX_SIDR

DMAMUX size identification register
address_offset : 0x3FC Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

DMAMUX_SIDR DMAMUX_SIDR read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SID

SID : SID
bits : 0 - 31 (32 bit)


DMAMUX_C1CR

DMAMUX request line multiplexer channel 1 configuration register
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DMAMUX_C1CR DMAMUX_C1CR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 DMAREQ_ID SOIE EGE SE SPOL NBREQ SYNC_ID

DMAREQ_ID : DMAREQ_ID
bits : 0 - 6 (7 bit)

SOIE : SOIE
bits : 8 - 8 (1 bit)

EGE : EGE
bits : 9 - 9 (1 bit)

SE : SE
bits : 16 - 16 (1 bit)

SPOL : SPOL
bits : 17 - 18 (2 bit)

NBREQ : NBREQ
bits : 19 - 23 (5 bit)

SYNC_ID : SYNC_ID
bits : 24 - 26 (3 bit)


DMAMUX_C2CR

DMAMUX request line multiplexer channel 2 configuration register
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DMAMUX_C2CR DMAMUX_C2CR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 DMAREQ_ID SOIE EGE SE SPOL NBREQ SYNC_ID

DMAREQ_ID : DMAREQ_ID
bits : 0 - 6 (7 bit)

SOIE : SOIE
bits : 8 - 8 (1 bit)

EGE : EGE
bits : 9 - 9 (1 bit)

SE : SE
bits : 16 - 16 (1 bit)

SPOL : SPOL
bits : 17 - 18 (2 bit)

NBREQ : NBREQ
bits : 19 - 23 (5 bit)

SYNC_ID : SYNC_ID
bits : 24 - 26 (3 bit)


DMAMUX_CSR

DMAMUX request line multiplexer interrupt channel status register
address_offset : 0x80 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

DMAMUX_CSR DMAMUX_CSR read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SOF0 SOF1 SOF2 SOF3 SOF4 SOF5 SOF6 SOF7 SOF8 SOF9 SOF10 SOF11 SOF12 SOF13 SOF14 SOF15

SOF0 : SOF0
bits : 0 - 0 (1 bit)

SOF1 : SOF1
bits : 1 - 1 (1 bit)

SOF2 : SOF2
bits : 2 - 2 (1 bit)

SOF3 : SOF3
bits : 3 - 3 (1 bit)

SOF4 : SOF4
bits : 4 - 4 (1 bit)

SOF5 : SOF5
bits : 5 - 5 (1 bit)

SOF6 : SOF6
bits : 6 - 6 (1 bit)

SOF7 : SOF7
bits : 7 - 7 (1 bit)

SOF8 : SOF8
bits : 8 - 8 (1 bit)

SOF9 : SOF9
bits : 9 - 9 (1 bit)

SOF10 : SOF10
bits : 10 - 10 (1 bit)

SOF11 : SOF11
bits : 11 - 11 (1 bit)

SOF12 : SOF12
bits : 12 - 12 (1 bit)

SOF13 : SOF13
bits : 13 - 13 (1 bit)

SOF14 : SOF14
bits : 14 - 14 (1 bit)

SOF15 : SOF15
bits : 15 - 15 (1 bit)


DMAMUX_CFR

DMAMUX request line multiplexer interrupt clear flag register
address_offset : 0x84 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0

DMAMUX_CFR DMAMUX_CFR write-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 CSOF0 CSOF1 CSOF2 CSOF3 CSOF4 CSOF5 CSOF6 CSOF7 CSOF8 CSOF9 CSOF10 CSOF11 CSOF12 CSOF13 CSOF14 CSOF15

CSOF0 : CSOF0
bits : 0 - 0 (1 bit)

CSOF1 : CSOF1
bits : 1 - 1 (1 bit)

CSOF2 : CSOF2
bits : 2 - 2 (1 bit)

CSOF3 : CSOF3
bits : 3 - 3 (1 bit)

CSOF4 : CSOF4
bits : 4 - 4 (1 bit)

CSOF5 : CSOF5
bits : 5 - 5 (1 bit)

CSOF6 : CSOF6
bits : 6 - 6 (1 bit)

CSOF7 : CSOF7
bits : 7 - 7 (1 bit)

CSOF8 : CSOF8
bits : 8 - 8 (1 bit)

CSOF9 : CSOF9
bits : 9 - 9 (1 bit)

CSOF10 : CSOF10
bits : 10 - 10 (1 bit)

CSOF11 : CSOF11
bits : 11 - 11 (1 bit)

CSOF12 : CSOF12
bits : 12 - 12 (1 bit)

CSOF13 : CSOF13
bits : 13 - 13 (1 bit)

CSOF14 : CSOF14
bits : 14 - 14 (1 bit)

CSOF15 : CSOF15
bits : 15 - 15 (1 bit)


DMAMUX_C3CR

DMAMUX request line multiplexer channel 3 configuration register
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DMAMUX_C3CR DMAMUX_C3CR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 DMAREQ_ID SOIE EGE SE SPOL NBREQ SYNC_ID

DMAREQ_ID : DMAREQ_ID
bits : 0 - 6 (7 bit)

SOIE : SOIE
bits : 8 - 8 (1 bit)

EGE : EGE
bits : 9 - 9 (1 bit)

SE : SE
bits : 16 - 16 (1 bit)

SPOL : SPOL
bits : 17 - 18 (2 bit)

NBREQ : NBREQ
bits : 19 - 23 (5 bit)

SYNC_ID : SYNC_ID
bits : 24 - 26 (3 bit)



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.