\n

STGENR

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x1000 byte (0x0)
mem_usage : registers
protection :

Registers

STGENR_CNTCVL (CNTCVL)

STGENR_CNTCVU (CNTCVU)

STGENR_PIDR4 (PIDR4)

STGENR_PIDR5 (PIDR5)

STGENR_PIDR6 (PIDR6)

STGENR_PIDR7 (PIDR7)

STGENR_PIDR0 (PIDR0)

STGENR_PIDR1 (PIDR1)

STGENR_PIDR2 (PIDR2)

STGENR_PIDR3 (PIDR3)

STGENR_CIDR0 (CIDR0)

STGENR_CIDR1 (CIDR1)

STGENR_CIDR2 (CIDR2)

STGENR_CIDR3 (CIDR3)


STGENR_CNTCVL (CNTCVL)

the control interface must clear the STGEN_CNTCR.EN bit before writing to this register.
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

STGENR_CNTCVL STGENR_CNTCVL read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 CNTCVL_L_32

CNTCVL_L_32 : CNTCVL_L_32
bits : 0 - 31 (32 bit)


STGENR_CNTCVU (CNTCVU)

the control interface must clear the STGEN_CNTCR.EN bit before writing to this register.
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

STGENR_CNTCVU STGENR_CNTCVU read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 CNTCVU_U_32

CNTCVU_U_32 : CNTCVU_U_32
bits : 0 - 31 (32 bit)


STGENR_PIDR4 (PIDR4)

STGENR peripheral ID4 register
address_offset : 0xFD0 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

STGENR_PIDR4 STGENR_PIDR4 read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 DES_2 SIZE

DES_2 : DES_2
bits : 0 - 3 (4 bit)

SIZE : SIZE
bits : 4 - 7 (4 bit)


STGENR_PIDR5 (PIDR5)

STGENR peripheral ID5 register
address_offset : 0xFD4 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

STGENR_PIDR5 STGENR_PIDR5 read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PIDR5

PIDR5 : PIDR5
bits : 0 - 31 (32 bit)


STGENR_PIDR6 (PIDR6)

STGENR peripheral ID6 register
address_offset : 0xFD8 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

STGENR_PIDR6 STGENR_PIDR6 read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PIDR6

PIDR6 : PIDR6
bits : 0 - 31 (32 bit)


STGENR_PIDR7 (PIDR7)

STGENR peripheral ID7 register
address_offset : 0xFDC Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

STGENR_PIDR7 STGENR_PIDR7 read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PIDR7

PIDR7 : PIDR7
bits : 0 - 31 (32 bit)


STGENR_PIDR0 (PIDR0)

STGENR peripheral ID0 register
address_offset : 0xFE0 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

STGENR_PIDR0 STGENR_PIDR0 read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PART_0

PART_0 : PART_0
bits : 0 - 7 (8 bit)


STGENR_PIDR1 (PIDR1)

STGENR peripheral ID1 register
address_offset : 0xFE4 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

STGENR_PIDR1 STGENR_PIDR1 read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PART_1 DES_0

PART_1 : PART_1
bits : 0 - 3 (4 bit)

DES_0 : DES_0
bits : 4 - 7 (4 bit)


STGENR_PIDR2 (PIDR2)

STGENR peripheral ID2 register
address_offset : 0xFE8 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

STGENR_PIDR2 STGENR_PIDR2 read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 DES_1 JEDEC REVISION

DES_1 : DES_1
bits : 0 - 2 (3 bit)

JEDEC : JEDEC
bits : 3 - 3 (1 bit)

REVISION : REVISION
bits : 4 - 7 (4 bit)


STGENR_PIDR3 (PIDR3)

STGENR peripheral ID3 register
address_offset : 0xFEC Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

STGENR_PIDR3 STGENR_PIDR3 read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 CMOD REVAND

CMOD : CMOD
bits : 0 - 3 (4 bit)

REVAND : REVAND
bits : 4 - 7 (4 bit)


STGENR_CIDR0 (CIDR0)

STGENR component ID0 register
address_offset : 0xFF0 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

STGENR_CIDR0 STGENR_CIDR0 read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PRMBL_0

PRMBL_0 : PRMBL_0
bits : 0 - 7 (8 bit)


STGENR_CIDR1 (CIDR1)

STGENR component ID1 register
address_offset : 0xFF4 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

STGENR_CIDR1 STGENR_CIDR1 read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PRMBL_1 CLASS

PRMBL_1 : PRMBL_1
bits : 0 - 3 (4 bit)

CLASS : CLASS
bits : 4 - 7 (4 bit)


STGENR_CIDR2 (CIDR2)

STGENR component ID2 register
address_offset : 0xFF8 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

STGENR_CIDR2 STGENR_CIDR2 read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PRMBL_2

PRMBL_2 : PRMBL_2
bits : 0 - 7 (8 bit)


STGENR_CIDR3 (CIDR3)

STGENR component ID3 register
address_offset : 0xFFC Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

STGENR_CIDR3 STGENR_CIDR3 read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PRMBL_3

PRMBL_3 : PRMBL_3
bits : 0 - 7 (8 bit)



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.