\n
address_offset : 0x0 Bytes (0x0)
size : 0x400 byte (0x0)
mem_usage : registers
protection :
HASH control register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
INIT : INIT
bits : 2 - 2 (1 bit)
access : write-only
DMAE : DMAE
bits : 3 - 3 (1 bit)
access : read-write
DATATYPE : DATATYPE
bits : 4 - 5 (2 bit)
access : read-write
MODE : MODE
bits : 6 - 6 (1 bit)
access : read-write
ALGO0 : ALGO0
bits : 7 - 7 (1 bit)
access : read-write
NBW : NBW
bits : 8 - 11 (4 bit)
access : read-only
DINNE : DINNE
bits : 12 - 12 (1 bit)
access : read-only
MDMAT : MDMAT
bits : 13 - 13 (1 bit)
access : read-write
DMAA : DMAA
bits : 14 - 14 (1 bit)
access : write-only
LKEY : LKEY
bits : 16 - 16 (1 bit)
access : read-write
ALGO1 : ALGO1
bits : 18 - 18 (1 bit)
access : read-write
HASH digest register 1
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
H1 : H1
bits : 0 - 31 (32 bit)
HASH context swap registers
address_offset : 0x100 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CS2 : CS2
bits : 0 - 31 (32 bit)
HASH context swap registers
address_offset : 0x104 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CS3 : CS3
bits : 0 - 31 (32 bit)
HASH context swap registers
address_offset : 0x108 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CS4 : CS4
bits : 0 - 31 (32 bit)
HASH context swap registers
address_offset : 0x10C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CS5 : CS5
bits : 0 - 31 (32 bit)
HASH context swap registers
address_offset : 0x110 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CS6 : CS6
bits : 0 - 31 (32 bit)
HASH context swap registers
address_offset : 0x114 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CS7 : CS7
bits : 0 - 31 (32 bit)
HASH context swap registers
address_offset : 0x118 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CS8 : CS8
bits : 0 - 31 (32 bit)
HASH context swap registers
address_offset : 0x11C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CS9 : CS9
bits : 0 - 31 (32 bit)
HASH context swap registers
address_offset : 0x120 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CS10 : CS10
bits : 0 - 31 (32 bit)
HASH context swap registers
address_offset : 0x124 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CS11 : CS11
bits : 0 - 31 (32 bit)
HASH context swap registers
address_offset : 0x128 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CS12 : CS12
bits : 0 - 31 (32 bit)
HASH context swap registers
address_offset : 0x12C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CS13 : CS13
bits : 0 - 31 (32 bit)
HASH context swap registers
address_offset : 0x130 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CS14 : CS14
bits : 0 - 31 (32 bit)
HASH context swap registers
address_offset : 0x134 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CS15 : CS15
bits : 0 - 31 (32 bit)
HASH context swap registers
address_offset : 0x138 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CS16 : CS16
bits : 0 - 31 (32 bit)
HASH context swap registers
address_offset : 0x13C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CS17 : CS17
bits : 0 - 31 (32 bit)
HASH digest register 2
address_offset : 0x14 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
H2 : H2
bits : 0 - 31 (32 bit)
HASH context swap registers
address_offset : 0x140 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CS18 : CS18
bits : 0 - 31 (32 bit)
HASH context swap registers
address_offset : 0x144 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CS19 : CS19
bits : 0 - 31 (32 bit)
HASH context swap registers
address_offset : 0x148 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CS20 : CS20
bits : 0 - 31 (32 bit)
HASH context swap registers
address_offset : 0x14C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CS21 : CS21
bits : 0 - 31 (32 bit)
HASH context swap registers
address_offset : 0x150 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CS22 : CS22
bits : 0 - 31 (32 bit)
HASH context swap registers
address_offset : 0x154 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CS23 : CS23
bits : 0 - 31 (32 bit)
HASH context swap registers
address_offset : 0x158 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CS24 : CS24
bits : 0 - 31 (32 bit)
HASH context swap registers
address_offset : 0x15C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CS25 : CS25
bits : 0 - 31 (32 bit)
HASH context swap registers
address_offset : 0x160 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CS26 : CS26
bits : 0 - 31 (32 bit)
HASH context swap registers
address_offset : 0x164 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CS27 : CS27
bits : 0 - 31 (32 bit)
HASH context swap registers
address_offset : 0x168 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CS28 : CS28
bits : 0 - 31 (32 bit)
HASH context swap registers
address_offset : 0x16C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CS29 : CS29
bits : 0 - 31 (32 bit)
HASH context swap registers
address_offset : 0x170 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CS30 : CS30
bits : 0 - 31 (32 bit)
HASH context swap registers
address_offset : 0x174 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CS31 : CS31
bits : 0 - 31 (32 bit)
HASH context swap registers
address_offset : 0x178 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CS32 : CS32
bits : 0 - 31 (32 bit)
HASH context swap registers
address_offset : 0x17C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CS33 : CS33
bits : 0 - 31 (32 bit)
HASH digest register 3
address_offset : 0x18 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
H3 : H3
bits : 0 - 31 (32 bit)
HASH context swap registers
address_offset : 0x180 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CS34 : CS34
bits : 0 - 31 (32 bit)
HASH context swap registers
address_offset : 0x184 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CS35 : CS35
bits : 0 - 31 (32 bit)
HASH context swap registers
address_offset : 0x188 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CS36 : CS36
bits : 0 - 31 (32 bit)
HASH context swap registers
address_offset : 0x18C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CS37 : CS37
bits : 0 - 31 (32 bit)
HASH context swap registers
address_offset : 0x190 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CS38 : CS38
bits : 0 - 31 (32 bit)
HASH context swap registers
address_offset : 0x194 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CS39 : CS39
bits : 0 - 31 (32 bit)
HASH context swap registers
address_offset : 0x198 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CS40 : CS40
bits : 0 - 31 (32 bit)
HASH context swap registers
address_offset : 0x19C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CS41 : CS41
bits : 0 - 31 (32 bit)
HASH context swap registers
address_offset : 0x1A0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CS42 : CS42
bits : 0 - 31 (32 bit)
HASH context swap registers
address_offset : 0x1A4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CS43 : CS43
bits : 0 - 31 (32 bit)
HASH context swap registers
address_offset : 0x1A8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CS44 : CS44
bits : 0 - 31 (32 bit)
HASH context swap registers
address_offset : 0x1AC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CS45 : CS45
bits : 0 - 31 (32 bit)
HASH context swap registers
address_offset : 0x1B0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CS46 : CS46
bits : 0 - 31 (32 bit)
HASH context swap registers
address_offset : 0x1B4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CS47 : CS47
bits : 0 - 31 (32 bit)
HASH context swap registers
address_offset : 0x1B8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CS48 : CS48
bits : 0 - 31 (32 bit)
HASH context swap registers
address_offset : 0x1BC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CS49 : CS49
bits : 0 - 31 (32 bit)
HASH digest register 4
address_offset : 0x1C Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
H4 : H4
bits : 0 - 31 (32 bit)
HASH context swap registers
address_offset : 0x1C0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CS50 : CS50
bits : 0 - 31 (32 bit)
HASH context swap registers
address_offset : 0x1C4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CS51 : CS51
bits : 0 - 31 (32 bit)
HASH context swap registers
address_offset : 0x1C8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CS52 : CS52
bits : 0 - 31 (32 bit)
HASH context swap registers
address_offset : 0x1CC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CS53 : CS53
bits : 0 - 31 (32 bit)
HASH interrupt enable register
address_offset : 0x20 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DINIE : DINIE
bits : 0 - 0 (1 bit)
DCIE : DCIE
bits : 1 - 1 (1 bit)
HASH status register
address_offset : 0x24 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DINIS : DINIS
bits : 0 - 0 (1 bit)
access : read-write
DCIS : DCIS
bits : 1 - 1 (1 bit)
access : read-write
DMAS : DMAS
bits : 2 - 2 (1 bit)
access : read-only
BUSY : BUSY
bits : 3 - 3 (1 bit)
access : read-only
HASH digest register 5
address_offset : 0x324 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
H5 : H5
bits : 0 - 31 (32 bit)
HASH digest register 6
address_offset : 0x328 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
H6 : H6
bits : 0 - 31 (32 bit)
HASH digest register 7
address_offset : 0x32C Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
H7 : H7
bits : 0 - 31 (32 bit)
HASH Hardware Configuration Register
address_offset : 0x3F0 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
CFG1 : CFG1
bits : 0 - 3 (4 bit)
HASH Version Register
address_offset : 0x3F4 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
VER : VER
bits : 0 - 7 (8 bit)
HASH Identification
address_offset : 0x3F8 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
ID : ID
bits : 0 - 31 (32 bit)
HASH Hardware Magic ID
address_offset : 0x3FC Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
MID : MID
bits : 0 - 31 (32 bit)
HASH_DIN is the data input register.
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DATAIN : DATAIN
bits : 0 - 31 (32 bit)
The HASH_STR register has two functions: It is used to define the number of valid bits in the last word of the message entered in the hash processor (that is the number of valid least significant bits in the last data written to the HASH_DIN register) It is used to start the processing of the last block in the message by writing the DCAL bit to 1
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
NBLW : NBLW
bits : 0 - 4 (5 bit)
access : read-write
DCAL : DCAL
bits : 8 - 8 (1 bit)
access : write-only
HASH digest register 0
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
H0 : H0
bits : 0 - 31 (32 bit)
These registers contain the complete internal register states of the hash processor. They are useful when a context swap has to be done because a high-priority task needs to use the hash processor while it is already used by another task. When such an event occurs, the HASH_CSRx registers have to be read and the read values have to be saved in the system memory space. Then the hash processor can be used by the preemptive task, and when the hash computation is complete, the saved context can be read from memory and written back into the HASH_CSRx registers.
address_offset : 0xF8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CS0 : CS0
bits : 0 - 31 (32 bit)
HASH context swap registers
address_offset : 0xFC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CS1 : CS1
bits : 0 - 31 (32 bit)
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.