\n
address_offset : 0x0 Bytes (0x0)
size : 0x400 byte (0x0)
mem_usage : registers
protection :
HDP Control
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
EN : EN
bits : 0 - 0 (1 bit)
HDP value
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
HDPVAL : HDPVAL
bits : 0 - 7 (8 bit)
HDP GPO set
address_offset : 0x14 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
HDPGPOSET : HDPGPOSET
bits : 0 - 7 (8 bit)
HDP GPO clear
address_offset : 0x18 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
HDPGPOCLR : HDPGPOCLR
bits : 0 - 7 (8 bit)
HDP GPO value
address_offset : 0x1C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
HDPGPOVAL : HDPGPOVAL
bits : 0 - 7 (8 bit)
HDP version register
address_offset : 0x3F4 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
MINREV : MINREV
bits : 0 - 3 (4 bit)
MAJREV : MAJREV
bits : 4 - 7 (4 bit)
HDP IP identification register
address_offset : 0x3F8 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
ID : ID
bits : 0 - 31 (32 bit)
HDP size identification register
address_offset : 0x3FC Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
SID : SID
bits : 0 - 31 (32 bit)
HDP multiplexing
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
MUX0 : MUX0
bits : 0 - 3 (4 bit)
MUX1 : MUX1
bits : 4 - 7 (4 bit)
MUX2 : MUX2
bits : 8 - 11 (4 bit)
MUX3 : MUX3
bits : 12 - 15 (4 bit)
MUX4 : MUX4
bits : 16 - 19 (4 bit)
MUX5 : MUX5
bits : 20 - 23 (4 bit)
MUX6 : MUX6
bits : 24 - 27 (4 bit)
MUX7 : MUX7
bits : 28 - 31 (4 bit)
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.