\n

GTZC

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x400 byte (0x0)
mem_usage : registers
protection :

Registers

MPCBB4_CR

MPCBB4_CFGLOCK

MPCBB4_SECCFGR0

MPCBB4_PRIVCFGR0


MPCBB4_CR

MPCBB control register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

MPCBB4_CR MPCBB4_CR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 GLOCK INVSECSTATE SRWILADIS

GLOCK : lock the control register of the MPCBB until next reset
bits : 0 - 0 (1 bit)

INVSECSTATE : SRAMx clocks security state
bits : 30 - 30 (1 bit)

SRWILADIS : secure read/write illegal access disable
bits : 31 - 31 (1 bit)


MPCBB4_CFGLOCK

GTZC2 SRAM4 MPCBB configuration lock register
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

MPCBB4_CFGLOCK MPCBB4_CFGLOCK read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SPLCK0

SPLCK0 : Security/privilege configuration lock for super-block 0
bits : 0 - 0 (1 bit)


MPCBB4_SECCFGR0

MPCBB security configuration for super-block 0 register
address_offset : 0x100 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

MPCBB4_SECCFGR0 MPCBB4_SECCFGR0 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SEC0 SEC1 SEC2 SEC3 SEC4 SEC5 SEC6 SEC7 SEC8 SEC9 SEC10 SEC11 SEC12 SEC13 SEC14 SEC15 SEC16 SEC17 SEC18 SEC19 SEC20 SEC21 SEC22 SEC23 SEC24 SEC25 SEC26 SEC27 SEC28 SEC29 SEC30 SEC31

SEC0 : SEC0
bits : 0 - 0 (1 bit)

SEC1 : SEC1
bits : 1 - 1 (1 bit)

SEC2 : SEC2
bits : 2 - 2 (1 bit)

SEC3 : SEC3
bits : 3 - 3 (1 bit)

SEC4 : SEC4
bits : 4 - 4 (1 bit)

SEC5 : SEC5
bits : 5 - 5 (1 bit)

SEC6 : SEC6
bits : 6 - 6 (1 bit)

SEC7 : SEC7
bits : 7 - 7 (1 bit)

SEC8 : SEC8
bits : 8 - 8 (1 bit)

SEC9 : SEC9
bits : 9 - 9 (1 bit)

SEC10 : SEC10
bits : 10 - 10 (1 bit)

SEC11 : SEC11
bits : 11 - 11 (1 bit)

SEC12 : SEC12
bits : 12 - 12 (1 bit)

SEC13 : SEC13
bits : 13 - 13 (1 bit)

SEC14 : SEC14
bits : 14 - 14 (1 bit)

SEC15 : SEC15
bits : 15 - 15 (1 bit)

SEC16 : SEC16
bits : 16 - 16 (1 bit)

SEC17 : SEC17
bits : 17 - 17 (1 bit)

SEC18 : SEC18
bits : 18 - 18 (1 bit)

SEC19 : SEC19
bits : 19 - 19 (1 bit)

SEC20 : SEC20
bits : 20 - 20 (1 bit)

SEC21 : SEC21
bits : 21 - 21 (1 bit)

SEC22 : SEC22
bits : 22 - 22 (1 bit)

SEC23 : SEC23
bits : 23 - 23 (1 bit)

SEC24 : SEC24
bits : 24 - 24 (1 bit)

SEC25 : SEC25
bits : 25 - 25 (1 bit)

SEC26 : SEC26
bits : 26 - 26 (1 bit)

SEC27 : SEC27
bits : 27 - 27 (1 bit)

SEC28 : SEC28
bits : 28 - 28 (1 bit)

SEC29 : SEC29
bits : 29 - 29 (1 bit)

SEC30 : SEC30
bits : 30 - 30 (1 bit)

SEC31 : SEC31
bits : 31 - 31 (1 bit)


MPCBB4_PRIVCFGR0

MPCBB privileged configuration for super-block 0 register
address_offset : 0x200 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

MPCBB4_PRIVCFGR0 MPCBB4_PRIVCFGR0 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PRIV0 PRIV1 PRIV2 PRIV3 PRIV4 PRIV5 PRIV6 PRIV7 PRIV8 PRIV9 PRIV10 PRIV11 PRIV12 PRIV13 PRIV14 PRIV15 PRIV16 PRIV17 PRIV18 PRIV19 PRIV20 PRIV21 PRIV22 PRIV23 PRIV24 PRIV25 PRIV26 PRIV27 PRIV28 PRIV29 PRIV30 PRIV31

PRIV0 : PRIV0
bits : 0 - 0 (1 bit)

PRIV1 : PRIV1
bits : 1 - 1 (1 bit)

PRIV2 : PRIV2
bits : 2 - 2 (1 bit)

PRIV3 : PRIV3
bits : 3 - 3 (1 bit)

PRIV4 : PRIV4
bits : 4 - 4 (1 bit)

PRIV5 : PRIV5
bits : 5 - 5 (1 bit)

PRIV6 : PRIV6
bits : 6 - 6 (1 bit)

PRIV7 : PRIV7
bits : 7 - 7 (1 bit)

PRIV8 : PRIV8
bits : 8 - 8 (1 bit)

PRIV9 : PRIV9
bits : 9 - 9 (1 bit)

PRIV10 : PRIV10
bits : 10 - 10 (1 bit)

PRIV11 : PRIV11
bits : 11 - 11 (1 bit)

PRIV12 : PRIV12
bits : 12 - 12 (1 bit)

PRIV13 : PRIV13
bits : 13 - 13 (1 bit)

PRIV14 : PRIV14
bits : 14 - 14 (1 bit)

PRIV15 : PRIV15
bits : 15 - 15 (1 bit)

PRIV16 : PRIV16
bits : 16 - 16 (1 bit)

PRIV17 : PRIV17
bits : 17 - 17 (1 bit)

PRIV18 : PRIV18
bits : 18 - 18 (1 bit)

PRIV19 : PRIV19
bits : 19 - 19 (1 bit)

PRIV20 : PRIV20
bits : 20 - 20 (1 bit)

PRIV21 : PRIV21
bits : 21 - 21 (1 bit)

PRIV22 : PRIV22
bits : 22 - 22 (1 bit)

PRIV23 : PRIV23
bits : 23 - 23 (1 bit)

PRIV24 : PRIV24
bits : 24 - 24 (1 bit)

PRIV25 : PRIV25
bits : 25 - 25 (1 bit)

PRIV26 : PRIV26
bits : 26 - 26 (1 bit)

PRIV27 : PRIV27
bits : 27 - 27 (1 bit)

PRIV28 : PRIV28
bits : 28 - 28 (1 bit)

PRIV29 : PRIV29
bits : 29 - 29 (1 bit)

PRIV30 : PRIV30
bits : 30 - 30 (1 bit)

PRIV31 : PRIV31
bits : 31 - 31 (1 bit)



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.