\n

GTZC

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x400 byte (0x0)
mem_usage : registers
protection :

Registers

IER1

SR1

SR2

FCR1

FCR2

IER2


IER1

TZIC interrupt enable register 1
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

IER1 IER1 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SPI3IE LPUART1IE I2C3IE LPTIM1IE LPTIM3IE LPTIM4IE OPAMPIE COMPIE ADC4IE VREFBUFIE DAC1IE ADF1IE

SPI3IE : illegal access interrupt enable for SPI3
bits : 0 - 0 (1 bit)

LPUART1IE : illegal access interrupt enable for LPUART1
bits : 1 - 1 (1 bit)

I2C3IE : illegal access interrupt enable for I2C3
bits : 2 - 2 (1 bit)

LPTIM1IE : illegal access interrupt enable for LPTIM1
bits : 3 - 3 (1 bit)

LPTIM3IE : illegal access interrupt enable for LPTIM3
bits : 4 - 4 (1 bit)

LPTIM4IE : illegal access interrupt enable for LPTIM4
bits : 5 - 5 (1 bit)

OPAMPIE : illegal access interrupt enable for OPAMP
bits : 6 - 6 (1 bit)

COMPIE : illegal access interrupt enable for COMP
bits : 7 - 7 (1 bit)

ADC4IE : illegal access interrupt enable for ADC4
bits : 8 - 8 (1 bit)

VREFBUFIE : illegal access interrupt enable for VREFBUF
bits : 9 - 9 (1 bit)

DAC1IE : illegal access interrupt enable for DAC1
bits : 11 - 11 (1 bit)

ADF1IE : illegal access interrupt enable for ADF1
bits : 12 - 12 (1 bit)


SR1

TZIC status register 1
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

SR1 SR1 read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SPI3F LPUART1F I2C3F LPTIM1F LPTIM3F LPTIM4F OPAMPF COMPF ADC4F VREFBUFF DAC1F ADF1F

SPI3F : illegal access flag for SPI3
bits : 0 - 0 (1 bit)

LPUART1F : illegal access flag for LPUART1
bits : 1 - 1 (1 bit)

I2C3F : illegal access flag for I2C3
bits : 2 - 2 (1 bit)

LPTIM1F : illegal access flag for LPTIM1
bits : 3 - 3 (1 bit)

LPTIM3F : illegal access flag for LPTIM3
bits : 4 - 4 (1 bit)

LPTIM4F : illegal access flag for LPTIM4
bits : 5 - 5 (1 bit)

OPAMPF : illegal access flag for OPAMP
bits : 6 - 6 (1 bit)

COMPF : illegal access flag for COMP
bits : 7 - 7 (1 bit)

ADC4F : illegal access flag for ADC4
bits : 8 - 8 (1 bit)

VREFBUFF : illegal access flag for VREFBUF
bits : 9 - 9 (1 bit)

DAC1F : illegal access flag for DAC1
bits : 11 - 11 (1 bit)

ADF1F : illegal access flag for ADF1
bits : 12 - 12 (1 bit)


SR2

TZIC status register 2
address_offset : 0x14 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

SR2 SR2 read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SYSCFGF RTCF TAMPF PWRF RCCF LPDMA1F EXTIF TZSC2F TZIC2F SRAM4F MPCBB4_REGF

SYSCFGF : illegal access flag for SYSCFG
bits : 0 - 0 (1 bit)

RTCF : illegal access flag for RTC
bits : 1 - 1 (1 bit)

TAMPF : illegal access flag for TAMP
bits : 2 - 2 (1 bit)

PWRF : illegal access flag for PWRUSART1F
bits : 3 - 3 (1 bit)

RCCF : illegal access flag for RCC
bits : 4 - 4 (1 bit)

LPDMA1F : illegal access flag for LPDMA
bits : 5 - 5 (1 bit)

EXTIF : illegal access flag for EXTI
bits : 6 - 6 (1 bit)

TZSC2F : illegal access flag for GTZC2 TZSC registers
bits : 14 - 14 (1 bit)

TZIC2F : illegal access flag for GTZC2 TZIC registers
bits : 15 - 15 (1 bit)

SRAM4F : illegal access flag for SRAM4
bits : 24 - 24 (1 bit)

MPCBB4_REGF : illegal access flag for MPCBB4 registers
bits : 25 - 25 (1 bit)


FCR1

TZIC flag clear register 1
address_offset : 0x20 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0

FCR1 FCR1 write-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 CSPI3F CLPUART1F CI2C3F CLPTIM1F CLPTIM3F CLPTIM4F COPAMPF CCOMPF CADC4F CVREFBUFF CDAC1F CADF1F

CSPI3F : clear the illegal access flag for SPI3
bits : 0 - 0 (1 bit)

CLPUART1F : clear the illegal access flag for LPUART1
bits : 1 - 1 (1 bit)

CI2C3F : clear the illegal access flag for I2C3
bits : 2 - 2 (1 bit)

CLPTIM1F : clear the illegal access flag for LPTIM1
bits : 3 - 3 (1 bit)

CLPTIM3F : clear the illegal access flag for LPTIM3
bits : 4 - 4 (1 bit)

CLPTIM4F : clear the illegal access flag for LPTIM4
bits : 5 - 5 (1 bit)

COPAMPF : clear the illegal access flag for OPAMP
bits : 6 - 6 (1 bit)

CCOMPF : clear the illegal access flag for COMP
bits : 7 - 7 (1 bit)

CADC4F : clear the illegal access flag for ADC4
bits : 8 - 8 (1 bit)

CVREFBUFF : clear the illegal access flag for VREFBUF
bits : 9 - 9 (1 bit)

CDAC1F : clear the illegal access flag for DAC1
bits : 11 - 11 (1 bit)

CADF1F : clear the illegal access flag for ADF1
bits : 12 - 12 (1 bit)


FCR2

TZIC flag clear register 2
address_offset : 0x24 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0

FCR2 FCR2 write-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 CSYSCFGF CRTCF CTAMPF CPWRF CRCCF CLPDMA1F CEXTIF CTZSC2F CTZIC2F CSRAM4F CMPCBB4_REGF

CSYSCFGF : clear the illegal access flag for SYSCFG
bits : 0 - 0 (1 bit)

CRTCF : clear the illegal access flag for RTC
bits : 1 - 1 (1 bit)

CTAMPF : clear the illegal access flag for TAMP
bits : 2 - 2 (1 bit)

CPWRF : clear the illegal access flag for PWR
bits : 3 - 3 (1 bit)

CRCCF : clear the illegal access flag for RCC
bits : 4 - 4 (1 bit)

CLPDMA1F : clear the illegal access flag for LPDMA
bits : 5 - 5 (1 bit)

CEXTIF : clear the illegal access flag for EXTI
bits : 6 - 6 (1 bit)

CTZSC2F : clear the illegal access flag for GTZC2 TZSC registers
bits : 14 - 14 (1 bit)

CTZIC2F : clear the illegal access flag for GTZC2 TZIC registers
bits : 15 - 15 (1 bit)

CSRAM4F : clear the illegal access flag for SRAM4
bits : 24 - 24 (1 bit)

CMPCBB4_REGF : clear the illegal access flag for MPCBB4 registers
bits : 25 - 25 (1 bit)


IER2

TZIC interrupt enable register 2
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

IER2 IER2 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SYSCFGIE RTCIE TAMPIE PWRIE RCCIE LPDMA1IE EXTIIE TZSC2IE TZIC2IE SRAM4IE MPCBB4_REGIE

SYSCFGIE : illegal access interrupt enable for SYSCFG
bits : 0 - 0 (1 bit)

RTCIE : illegal access interrupt enable for RTC
bits : 1 - 1 (1 bit)

TAMPIE : illegal access interrupt enable for TAMP
bits : 2 - 2 (1 bit)

PWRIE : illegal access interrupt enable for PWR
bits : 3 - 3 (1 bit)

RCCIE : illegal access interrupt enable for RCC
bits : 4 - 4 (1 bit)

LPDMA1IE : illegal access interrupt enable for LPDMA
bits : 5 - 5 (1 bit)

EXTIIE : illegal access interrupt enable for EXTI
bits : 6 - 6 (1 bit)

TZSC2IE : illegal access interrupt enable for GTZC2 TZSC registers
bits : 14 - 14 (1 bit)

TZIC2IE : illegal access interrupt enable for GTZC2 TZIC registers
bits : 15 - 15 (1 bit)

SRAM4IE : illegal access interrupt enable for SRAM4
bits : 24 - 24 (1 bit)

MPCBB4_REGIE : illegal access interrupt enable for MPCBB4 registers
bits : 25 - 25 (1 bit)



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.