\n
address_offset : 0x0 Bytes (0x0)
size : 0x1000 byte (0x0)
mem_usage : registers
protection :
ADF Global Control Register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TRGO : Trigger output control Set by software and reset by
bits : 0 - 0 (1 bit)
ADF clock generator control register
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CKGDEN : CKGEN dividers enable
bits : 0 - 0 (1 bit)
CCK0EN : ADF_CCK0 clock enable
bits : 1 - 1 (1 bit)
CCK1EN : ADF_CCK1 clock enable
bits : 2 - 2 (1 bit)
CKGMOD : Clock generator mode
bits : 4 - 4 (1 bit)
CCK0DIR : ADF_CCK0 direction
bits : 5 - 5 (1 bit)
CCK1DIR : ADF_CCK1 direction
bits : 6 - 6 (1 bit)
TRGSENS : CKGEN trigger sensitivity selection
bits : 8 - 8 (1 bit)
TRGSRC : Digital filter trigger signal selection
bits : 12 - 15 (4 bit)
CCKDIV : Divider to control the ADF_CCK clock
bits : 16 - 19 (4 bit)
PROCDIV : Divider to control the serial interface clock
bits : 24 - 30 (7 bit)
CKGACTIVE : Clock generator active flag
bits : 31 - 31 (1 bit)
ADF serial interface control register 0
address_offset : 0x80 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
SITFEN : SITFEN
bits : 0 - 0 (1 bit)
SCKSRC : SCKSRC
bits : 1 - 2 (2 bit)
SITFMOD : SITFMOD
bits : 4 - 5 (2 bit)
STH : STH
bits : 8 - 12 (5 bit)
SITFACTIVE : SITFACTIVE
bits : 31 - 31 (1 bit)
ADF bitstream matrix control register 0
address_offset : 0x84 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
BSSEL : Bitstream selection
bits : 0 - 4 (5 bit)
BSMXACTIVE : BSMX active flag
bits : 31 - 31 (1 bit)
ADF digital filter control register 0
address_offset : 0x88 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DFLTEN : DFLT0 enable
bits : 0 - 0 (1 bit)
DMAEN : DMA requests enable
bits : 1 - 1 (1 bit)
FTH : RXFIFO threshold selection
bits : 2 - 2 (1 bit)
ACQMOD : DFLT0 trigger mode
bits : 4 - 6 (3 bit)
TRGSRC : DFLT0 trigger signal selection
bits : 12 - 15 (4 bit)
NBDIS : Number of samples to be discarded
bits : 20 - 27 (8 bit)
DFLTRUN : DFLT0 run status flag
bits : 30 - 30 (1 bit)
DFLTACTIVE : DFLT0 active flag
bits : 31 - 31 (1 bit)
ADF digital filer configuration register 0
address_offset : 0x8C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DATSRC : Source data for the digital filter
bits : 0 - 1 (2 bit)
CICMOD : Select the CIC order
bits : 4 - 6 (3 bit)
MCICD : CIC decimation ratio selection
bits : 8 - 16 (9 bit)
SCALE : Scaling factor selection
bits : 20 - 25 (6 bit)
ADF reshape filter configuration register 0
address_offset : 0x90 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
RSFLTBYP : Reshaper filter bypass
bits : 0 - 0 (1 bit)
RSFLTD : Reshaper filter decimation ratio
bits : 4 - 4 (1 bit)
HPFBYP : High-pass filter bypass
bits : 7 - 7 (1 bit)
HPFC : High-pass filter cut-off frequency
bits : 8 - 9 (2 bit)
ADF delay control register 0
address_offset : 0xA4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
SKPDLY : Delay to apply to a bitstream
bits : 0 - 6 (7 bit)
SKPBF : Skip busy flag
bits : 31 - 31 (1 bit)
ADF DFLT0 interrupt enable register
address_offset : 0xAC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
FTHIE : RXFIFO threshold interrupt enable
bits : 0 - 0 (1 bit)
DOVRIE : Data overflow interrupt enable
bits : 1 - 1 (1 bit)
SATIE : Saturation detection interrupt enable
bits : 9 - 9 (1 bit)
CKABIE : Clock absence detection interrupt enable
bits : 10 - 10 (1 bit)
RFOVRIE : Reshape filter overrun interrupt enable
bits : 11 - 11 (1 bit)
SDDETIE : Sound activity detection interrupt enable
bits : 12 - 12 (1 bit)
SDLVLIE : SAD sound-level value ready enable
bits : 13 - 13 (1 bit)
ADF DFLT0 interrupt status register 0
address_offset : 0xB0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
FTHF : RXFIFO threshold flag
bits : 0 - 0 (1 bit)
access : read-only
DOVRF : Data overflow flag
bits : 1 - 1 (1 bit)
access : read-write
RXNEF : RXFIFO not empty flag
bits : 3 - 3 (1 bit)
access : read-only
SATF : Saturation detection flag
bits : 9 - 9 (1 bit)
access : read-write
CKABF : Clock absence detection flag
bits : 10 - 10 (1 bit)
access : read-write
RFOVRF : Reshape filter overrun detection flag
bits : 11 - 11 (1 bit)
access : read-write
SDDETF : Sound activity detection flag
bits : 12 - 12 (1 bit)
access : read-write
SDLVLF : Sound level value ready flag
bits : 13 - 13 (1 bit)
access : read-write
ADF SAD control register
address_offset : 0xB8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
SADEN : Sound activity detector enable
bits : 0 - 0 (1 bit)
access : read-write
DATCAP : Data capture mode
bits : 1 - 2 (2 bit)
access : read-write
DETCFG : Sound trigger event configuration
bits : 3 - 3 (1 bit)
access : read-write
SADST : SAD state
bits : 4 - 5 (2 bit)
access : read-only
HYSTEN : Hysteresis enable
bits : 7 - 7 (1 bit)
access : read-write
FRSIZE : Frame size
bits : 8 - 10 (3 bit)
access : read-write
SADMOD : SAD working mode
bits : 12 - 13 (2 bit)
access : read-write
SADACTIVE : SAD Active flag
bits : 31 - 31 (1 bit)
access : read-only
ADF SAD configuration register
address_offset : 0xBC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
SNTHR : SNTHR
bits : 0 - 3 (4 bit)
ANSLP : ANSLP
bits : 4 - 6 (3 bit)
LFRNB : LFRNB
bits : 8 - 10 (3 bit)
HGOVR : Hangover time window
bits : 12 - 14 (3 bit)
ANMIN : ANMIN
bits : 16 - 28 (13 bit)
ADF SAD sound level register
address_offset : 0xC0 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
SDLVL : SDLVL
bits : 0 - 14 (15 bit)
ADF SAD ambient noise level register
address_offset : 0xC4 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
ANLVL : ANLVL
bits : 0 - 14 (15 bit)
ADF digital filter data register 0
address_offset : 0xF0 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DR : DR
bits : 8 - 31 (24 bit)
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.