\n
address_offset : 0x0 Bytes (0x0)
size : 0x400 byte (0x0)
mem_usage : registers
protection :
OPAMP1 control/status register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
OPAEN : Operational amplifier Enable
bits : 0 - 0 (1 bit)
OPALPM : OPALPM
bits : 1 - 1 (1 bit)
OPAMODE : OPAMODE
bits : 2 - 3 (2 bit)
PGA_GAIN : USERTRIM
bits : 4 - 5 (2 bit)
VM_SEL : VM_SEL
bits : 8 - 9 (2 bit)
VP_SEL : VP_SEL
bits : 10 - 10 (1 bit)
CALON : CALON
bits : 12 - 12 (1 bit)
CALSEL : CALSEL
bits : 13 - 13 (1 bit)
USERTRIM : USERTRIM
bits : 14 - 14 (1 bit)
CALOUT : CALOUT
bits : 15 - 15 (1 bit)
OPAHSM : OPAHSM
bits : 30 - 30 (1 bit)
control/status register
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
OPAEN : OPAEN
bits : 0 - 0 (1 bit)
access : read-write
OPALPM : OPALPM
bits : 1 - 1 (1 bit)
access : read-write
OPAMODE : OPAMODE
bits : 2 - 3 (2 bit)
access : read-write
PGA_GAIN : PGA_GAIN
bits : 4 - 5 (2 bit)
access : read-write
VM_SEL : VM_SEL
bits : 8 - 9 (2 bit)
access : read-write
VP_SEL : VP_SEL
bits : 10 - 10 (1 bit)
access : read-write
CALON : CALON
bits : 12 - 12 (1 bit)
access : read-write
CALSEL : CALSEL
bits : 13 - 13 (1 bit)
access : read-write
USERTRIM : USERTRIM
bits : 14 - 14 (1 bit)
access : read-write
CALOUT : CALOUT
bits : 15 - 15 (1 bit)
access : read-only
OPAHSM : OPAHSM
bits : 30 - 30 (1 bit)
access : read-write
offset trimming register in normal mode
address_offset : 0x14 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TRIMOFFSETN : TRIMOFFSETN
bits : 0 - 4 (5 bit)
TRIMOFFSETP : TRIMOFFSETP
bits : 8 - 12 (5 bit)
offset trimming register in low-power mode
address_offset : 0x18 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TRIMLPOFFSETN : TRIMLPOFFSETN
bits : 0 - 4 (5 bit)
TRIMLPOFFSETP : TRIMLPOFFSETP
bits : 8 - 12 (5 bit)
offset trimming register in normal mode
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TRIMOFFSETN : TRIMOFFSETN
bits : 0 - 4 (5 bit)
TRIMOFFSETP : TRIMOFFSETP
bits : 8 - 12 (5 bit)
offset trimming register in low-power mode
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TRIMLPOFFSETN : TRIMLPOFFSETN
bits : 0 - 4 (5 bit)
TRIMLPOFFSETP : TRIMLPOFFSETP
bits : 8 - 12 (5 bit)
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.