\n

OTFDEC

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x400 byte (0x0)
mem_usage : registers
protection :

Registers

CR

PRIVCFGR

R1CFGR

R1STARTADDR

R1ENDADDR

R1NONCER0

R1NONCER1

ISR

ICR

IER

R1KEYR0

R1KEYR1

R1KEYR2

R1KEYR3

R2CFGR

R2STARTADDR

R2ENDADDR

R2NONCER0

R2NONCER1

R2KEYR0

R2KEYR1

R2KEYR2

R2KEYR3

R3CFGR

R3STARTADDR

R3ENDADDR

R4ENDADDR

R3NONCER0

R3NONCER1

R3KEYR0

R3KEYR1

R3KEYR2

R3KEYR3

R4CFGR

R4STARTADDR

R4NONCER0

R4NONCER1

R4KEYR0

R4KEYR1

R4KEYR2

R4KEYR3


CR

OTFDEC control register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CR CR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ENC

ENC : Encryption mode bit
bits : 0 - 0 (1 bit)


PRIVCFGR

OTFDEC privileged access control configuration register
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PRIVCFGR PRIVCFGR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PRIV

PRIV : Encryption mode bit
bits : 0 - 0 (1 bit)


R1CFGR

OTFDEC region x configuration register
address_offset : 0x20 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

R1CFGR R1CFGR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 REG_EN CONFIGLOCK KEYLOCK MODE KEYCRC REGx_VERSION

REG_EN : region on-the-fly decryption enable
bits : 0 - 0 (1 bit)
access : read-write

CONFIGLOCK : region config lock
bits : 1 - 1 (1 bit)
access : read-write

KEYLOCK : region key lock
bits : 2 - 2 (1 bit)
access : read-write

MODE : operating mode
bits : 4 - 5 (2 bit)
access : read-write

KEYCRC : region key 8-bit CRC
bits : 8 - 15 (8 bit)
access : read-only

REGx_VERSION : region firmware version
bits : 16 - 31 (16 bit)
access : read-write


R1STARTADDR

OTFDEC region x start address register
address_offset : 0x24 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

R1STARTADDR R1STARTADDR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 REGx_START_ADDR

REGx_START_ADDR : Region AXI start address
bits : 0 - 31 (32 bit)


R1ENDADDR

OTFDEC region x end address register
address_offset : 0x28 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

R1ENDADDR R1ENDADDR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 REGx_END_ADDR

REGx_END_ADDR : Region AXI end address
bits : 0 - 31 (32 bit)


R1NONCER0

OTFDEC region x nonce register 0
address_offset : 0x2C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

R1NONCER0 R1NONCER0 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 REGx_NONCE

REGx_NONCE : REGx_NONCE
bits : 0 - 31 (32 bit)


R1NONCER1

OTFDEC region x nonce register 1
address_offset : 0x30 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

R1NONCER1 R1NONCER1 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 REGx_NONCE

REGx_NONCE : Region nonce
bits : 0 - 31 (32 bit)


ISR

OTFDEC interrupt status register
address_offset : 0x300 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

ISR ISR read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SEIF XONEIF KEIF

SEIF : Security Error Interrupt Flag status
bits : 0 - 0 (1 bit)

XONEIF : Execute-only execute-Never Error Interrupt Flag status
bits : 1 - 1 (1 bit)

KEIF : Key Error Interrupt Flag status
bits : 2 - 2 (1 bit)


ICR

OTFDEC interrupt clear register
address_offset : 0x304 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

ICR ICR read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SEIF XONEIF KEIF

SEIF : SEIF
bits : 0 - 0 (1 bit)

XONEIF : Execute-only execute-Never Error Interrupt Flag clear
bits : 1 - 1 (1 bit)

KEIF : KEIF
bits : 2 - 2 (1 bit)


IER

OTFDEC interrupt enable register
address_offset : 0x308 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

IER IER read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SEIE XONEIE KEIE

SEIE : Security Error Interrupt Enable
bits : 0 - 0 (1 bit)

XONEIE : XONEIE
bits : 1 - 1 (1 bit)

KEIE : KEIE
bits : 2 - 2 (1 bit)


R1KEYR0

OTFDEC region x key register 0
address_offset : 0x34 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0

R1KEYR0 R1KEYR0 write-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 REGx_KEY

REGx_KEY : REGx_KEY
bits : 0 - 31 (32 bit)


R1KEYR1

OTFDEC region x key register 1
address_offset : 0x38 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0

R1KEYR1 R1KEYR1 write-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 REGx_KEY

REGx_KEY : REGx_KEY
bits : 0 - 31 (32 bit)


R1KEYR2

OTFDEC region x key register 2
address_offset : 0x3C Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0

R1KEYR2 R1KEYR2 write-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 REGx_KEY

REGx_KEY : REGx_KEY
bits : 0 - 31 (32 bit)


R1KEYR3

OTFDEC region x key register 3
address_offset : 0x40 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0

R1KEYR3 R1KEYR3 write-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 REGx_KEY

REGx_KEY : REGx_KEY
bits : 0 - 31 (32 bit)


R2CFGR

OTFDEC region x configuration register
address_offset : 0x50 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

R2CFGR R2CFGR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 REG_EN CONFIGLOCK KEYLOCK MODE KEYCRC REGx_VERSION

REG_EN : region on-the-fly decryption enable
bits : 0 - 0 (1 bit)
access : read-write

CONFIGLOCK : region config lock
bits : 1 - 1 (1 bit)
access : read-write

KEYLOCK : region key lock
bits : 2 - 2 (1 bit)
access : read-write

MODE : operating mode
bits : 4 - 5 (2 bit)
access : read-write

KEYCRC : region key 8-bit CRC
bits : 8 - 15 (8 bit)
access : read-only

REGx_VERSION : region firmware version
bits : 16 - 31 (16 bit)
access : read-write


R2STARTADDR

OTFDEC region x start address register
address_offset : 0x54 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

R2STARTADDR R2STARTADDR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 REGx_START_ADDR

REGx_START_ADDR : Region AXI start address
bits : 0 - 31 (32 bit)


R2ENDADDR

OTFDEC region x end address register
address_offset : 0x58 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

R2ENDADDR R2ENDADDR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 REGx_END_ADDR

REGx_END_ADDR : Region AXI end address
bits : 0 - 31 (32 bit)


R2NONCER0

OTFDEC region x nonce register 0
address_offset : 0x5C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

R2NONCER0 R2NONCER0 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 REGx_NONCE

REGx_NONCE : REGx_NONCE
bits : 0 - 31 (32 bit)


R2NONCER1

OTFDEC region x nonce register 1
address_offset : 0x60 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

R2NONCER1 R2NONCER1 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 REGx_NONCE

REGx_NONCE : Region nonce, bits [63:32]REGx_NONCE[63:32]
bits : 0 - 31 (32 bit)


R2KEYR0

OTFDEC region x key register 0
address_offset : 0x64 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0

R2KEYR0 R2KEYR0 write-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 REGx_KEY

REGx_KEY : REGx_KEY
bits : 0 - 31 (32 bit)


R2KEYR1

OTFDEC region x key register 1
address_offset : 0x68 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0

R2KEYR1 R2KEYR1 write-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 REGx_KEY

REGx_KEY : REGx_KEY
bits : 0 - 31 (32 bit)


R2KEYR2

OTFDEC region x key register 2
address_offset : 0x6C Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0

R2KEYR2 R2KEYR2 write-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 REGx_KEY_

REGx_KEY_ : REGx_KEY
bits : 0 - 31 (32 bit)


R2KEYR3

OTFDEC region x key register 3
address_offset : 0x70 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0

R2KEYR3 R2KEYR3 write-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 REGx_KEY

REGx_KEY : REGx_KEY
bits : 0 - 31 (32 bit)


R3CFGR

OTFDEC region x configuration register
address_offset : 0x80 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

R3CFGR R3CFGR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 REG_EN CONFIGLOCK KEYLOCK MODE KEYCRC REGx_VERSION

REG_EN : region on-the-fly decryption enable
bits : 0 - 0 (1 bit)
access : read-write

CONFIGLOCK : region config lock
bits : 1 - 1 (1 bit)
access : read-write

KEYLOCK : region key lock
bits : 2 - 2 (1 bit)
access : read-write

MODE : operating mode
bits : 4 - 5 (2 bit)
access : read-write

KEYCRC : region key 8-bit CRC
bits : 8 - 15 (8 bit)
access : read-only

REGx_VERSION : region firmware version
bits : 16 - 31 (16 bit)
access : read-write


R3STARTADDR

OTFDEC region x start address register
address_offset : 0x84 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

R3STARTADDR R3STARTADDR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 REGx_START_ADDR

REGx_START_ADDR : Region AXI start address
bits : 0 - 31 (32 bit)


R3ENDADDR

OTFDEC region x end address register
address_offset : 0x88 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

R3ENDADDR R3ENDADDR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 REGx_END_ADDR

REGx_END_ADDR : Region AXI end address
bits : 0 - 31 (32 bit)


R4ENDADDR

OTFDEC region x end address register
address_offset : 0x8C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

R4ENDADDR R4ENDADDR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 REGx_END_ADDR

REGx_END_ADDR : Region AXI end address
bits : 0 - 31 (32 bit)


R3NONCER0

OTFDEC region x nonce register 0
address_offset : 0x8C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
alternate_register : R4ENDADDR
reset_Mask : 0x0

R3NONCER0 R3NONCER0 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 REGx_NONCE

REGx_NONCE : REGx_NONCE
bits : 0 - 31 (32 bit)


R3NONCER1

OTFDEC region x nonce register 1
address_offset : 0x90 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

R3NONCER1 R3NONCER1 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 REGx_NONCE

REGx_NONCE : REGx_NONCE
bits : 0 - 31 (32 bit)


R3KEYR0

OTFDEC region x key register 0
address_offset : 0x94 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0

R3KEYR0 R3KEYR0 write-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 REGx_KEY

REGx_KEY : REGx_KEY
bits : 0 - 31 (32 bit)


R3KEYR1

OTFDEC region x key register 1
address_offset : 0x98 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0

R3KEYR1 R3KEYR1 write-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 REGx_KEY

REGx_KEY : REGx_KEY
bits : 0 - 31 (32 bit)


R3KEYR2

OTFDEC region x key register 2
address_offset : 0x9C Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0

R3KEYR2 R3KEYR2 write-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 REGx_KEY

REGx_KEY : REGx_KEY
bits : 0 - 31 (32 bit)


R3KEYR3

OTFDEC region x key register 3
address_offset : 0xA0 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0

R3KEYR3 R3KEYR3 write-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 REGx_KEY

REGx_KEY : REGx_KEY
bits : 0 - 31 (32 bit)


R4CFGR

OTFDEC region x configuration register
address_offset : 0xB0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

R4CFGR R4CFGR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 REG_EN CONFIGLOCK KEYLOCK MODE KEYCRC REGx_VERSION

REG_EN : region on-the-fly decryption enable
bits : 0 - 0 (1 bit)
access : read-write

CONFIGLOCK : region config lock
bits : 1 - 1 (1 bit)
access : read-write

KEYLOCK : region key lock
bits : 2 - 2 (1 bit)
access : read-write

MODE : operating mode
bits : 4 - 5 (2 bit)
access : read-write

KEYCRC : region key 8-bit CRC
bits : 8 - 15 (8 bit)
access : read-only

REGx_VERSION : region firmware version
bits : 16 - 31 (16 bit)
access : read-write


R4STARTADDR

OTFDEC region x start address register
address_offset : 0xB4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

R4STARTADDR R4STARTADDR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 REGx_START_ADDR

REGx_START_ADDR : Region AXI start address
bits : 0 - 31 (32 bit)


R4NONCER0

OTFDEC region x nonce register 0
address_offset : 0xBC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

R4NONCER0 R4NONCER0 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 REGx_NONCE

REGx_NONCE : REGx_NONCE
bits : 0 - 31 (32 bit)


R4NONCER1

OTFDEC region x nonce register 1
address_offset : 0xC0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

R4NONCER1 R4NONCER1 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 REGx_NONCE

REGx_NONCE : REGx_NONCE
bits : 0 - 31 (32 bit)


R4KEYR0

OTFDEC region x key register 0
address_offset : 0xC4 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0

R4KEYR0 R4KEYR0 write-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 REGx_KEY

REGx_KEY : REGx_KEY
bits : 0 - 31 (32 bit)


R4KEYR1

OTFDEC region x key register 1
address_offset : 0xC8 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0

R4KEYR1 R4KEYR1 write-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 REGx_KEY

REGx_KEY : REGx_KEY
bits : 0 - 31 (32 bit)


R4KEYR2

OTFDEC region x key register 2
address_offset : 0xCC Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0

R4KEYR2 R4KEYR2 write-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 REGx_KEY

REGx_KEY : REGx_KEY
bits : 0 - 31 (32 bit)


R4KEYR3

OTFDEC region x key register 3
address_offset : 0xD0 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0

R4KEYR3 R4KEYR3 write-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 REGx_KEY

REGx_KEY : REGx_KEY
bits : 0 - 31 (32 bit)



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.