\n

EGPIO0

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x10 byte (0x0)
mem_usage : registers
protection :

Registers

GPIO_25_30_CONFIG_REG


GPIO_25_30_CONFIG_REG

This register disable host gpio mode and configure as general GPIO mode
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0

GPIO_25_30_CONFIG_REG GPIO_25_30_CONFIG_REG read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 RESERVED1 GPIO_25_30_EN RESERVED2

RESERVED1 : Reserved1
bits : 0 - 9 (10 bit)
access : read-only

GPIO_25_30_EN : Writing 1 to this enables the functionality for GPIO_n (n=25:30)
bits : 10 - 20 (11 bit)
access : read-write

RESERVED2 : Reserved2
bits : 11 - 42 (32 bit)
access : read-only



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.