\n

COPROC

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0xB0 byte (0x0)
mem_usage : registers
protection :

Registers

MULT_CTRL

MULTA_ADD

MULTB_ADD

MULTA_SUB

MULTB_SUB

MULT_RESULLO

MULT_RESULHI

DIV_CTRL

DIV_ALO

DIV_AHI

DIV_B

SHIFT_NUM

DIV_QUOTLO

DIV_QUOTHI

DIV_REM

CRC_CTRL

CRC_DATA

CRC_RESULT

MULTA

Cordic_CTRL

Cordic_config

Cordic_Xi

Cordic_Yi

Cordic_Zi

Cordic_XO

Cordic_YO

Cordic_ZO

MULTB


MULT_CTRL

MULT_CTRL Register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

MULT_CTRL MULT_CTRL read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 reset_mult reset_result overflow carry ov_intr_en cr_intr_en shift_imm shift_en shift_sel mult_only mult_signed

reset_mult : reset_mult
bits : 0 - 0 (1 bit)
access : write-only

Enumeration:

End of enumeration elements list.

reset_result : reset_result
bits : 1 - 1 (1 bit)
access : write-only

Enumeration:

End of enumeration elements list.

overflow : overflow
bits : 8 - 8 (1 bit)
access : read-write

Enumeration:

End of enumeration elements list.

carry : carry
bits : 9 - 9 (1 bit)
access : read-write

Enumeration:

End of enumeration elements list.

ov_intr_en : ov_intr_en
bits : 12 - 12 (1 bit)
access : read-write

Enumeration:

End of enumeration elements list.

cr_intr_en : cr_intr_en
bits : 13 - 13 (1 bit)
access : read-write

Enumeration:

End of enumeration elements list.

shift_imm : shift_imm
bits : 16 - 16 (1 bit)
access : read-write

Enumeration:

End of enumeration elements list.

shift_en : shift_en
bits : 17 - 17 (1 bit)
access : read-write

Enumeration:

End of enumeration elements list.

shift_sel : shift_sel
bits : 18 - 18 (1 bit)
access : read-write

Enumeration:

End of enumeration elements list.

mult_only : mult_only
bits : 19 - 19 (1 bit)
access : read-write

Enumeration:

End of enumeration elements list.

mult_signed : mult_signed
bits : 31 - 31 (1 bit)
access : read-write

Enumeration:

End of enumeration elements list.


MULTA_ADD

MULTA_ADD Register
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

MULTA_ADD MULTA_ADD read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

MULTB_ADD

MULTB_ADD Register
address_offset : 0x14 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

MULTB_ADD MULTB_ADD read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

MULTA_SUB

MULTA_SUB Register
address_offset : 0x18 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

MULTA_SUB MULTA_SUB read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

MULTB_SUB

MULTB_SUB
address_offset : 0x1C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

MULTB_SUB MULTB_SUB read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

MULT_RESULLO

MULT_RESULLO Register
address_offset : 0x20 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

MULT_RESULLO MULT_RESULLO read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

MULT_RESULHI

MULT_RESULHI Register
address_offset : 0x24 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

MULT_RESULHI MULT_RESULHI read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

DIV_CTRL

DIV_CTRL Register
address_offset : 0x30 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DIV_CTRL DIV_CTRL read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 div_reset divider_32bit div_by_0

div_reset : div_reset
bits : 0 - 0 (1 bit)
access : write-only

Enumeration:

End of enumeration elements list.

divider_32bit : divider_32bit
bits : 8 - 8 (1 bit)
access : read-write

Enumeration:

End of enumeration elements list.

div_by_0 : div_by_0
bits : 24 - 24 (1 bit)
access : read-write

Enumeration:

End of enumeration elements list.


DIV_ALO

DIV_ALO
address_offset : 0x34 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DIV_ALO DIV_ALO read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

DIV_AHI

DIV_AHI
address_offset : 0x38 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DIV_AHI DIV_AHI read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

DIV_B

DIV_B
address_offset : 0x3C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DIV_B DIV_B read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

SHIFT_NUM

SHIFT_NUM Register
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SHIFT_NUM SHIFT_NUM read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

DIV_QUOTLO

DIV_QUOTLO
address_offset : 0x40 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DIV_QUOTLO DIV_QUOTLO read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

DIV_QUOTHI

DIV_QUOTHI
address_offset : 0x44 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DIV_QUOTHI DIV_QUOTHI read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

DIV_REM

DIV_REM
address_offset : 0x48 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DIV_REM DIV_REM read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

CRC_CTRL

CRC_CTRL
address_offset : 0x60 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CRC_CTRL CRC_CTRL read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 reset reset_crc Cordic_done Overflow crc_byte crc_lm crc_gps

reset : reset
bits : 0 - 0 (1 bit)
access : write-only

Enumeration:

End of enumeration elements list.

reset_crc : reset_crc
bits : 1 - 1 (1 bit)
access : write-only

Enumeration:

End of enumeration elements list.

Cordic_done : Cordic_done
bits : 4 - 4 (1 bit)
access : read-write

Enumeration:

End of enumeration elements list.

Overflow : Overflow
bits : 5 - 5 (1 bit)
access : read-write

Enumeration:

End of enumeration elements list.

crc_byte : crc_byte
bits : 8 - 9 (2 bit)
access : read-write

Enumeration:

End of enumeration elements list.

crc_lm : crc_lm
bits : 16 - 16 (1 bit)
access : read-write

Enumeration:

End of enumeration elements list.

crc_gps : crc_gps
bits : 24 - 25 (2 bit)
access : read-write

Enumeration:

End of enumeration elements list.


CRC_DATA

CRC_DATA
address_offset : 0x64 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CRC_DATA CRC_DATA read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

CRC_RESULT

CRC_RESULT
address_offset : 0x68 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CRC_RESULT CRC_RESULT read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

MULTA

MULTA Register
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

MULTA MULTA read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

Cordic_CTRL

Cordic_CTRL
address_offset : 0x80 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

Cordic_CTRL Cordic_CTRL read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Cordic_done Overflow Cordic_done_intr_en Overflow_intr_en cordic cordic_x_linkmultb cordic_y_linkmultb cordic_z_linkmultb cordic_mult cordic_mult_add cordic_mult_sub

Cordic_done : Cordic_done
bits : 0 - 0 (1 bit)
access : read-write

Enumeration:

End of enumeration elements list.

Overflow : Overflow
bits : 1 - 1 (1 bit)
access : read-write

Enumeration:

End of enumeration elements list.

Cordic_done_intr_en : Cordic_done_intr_en
bits : 4 - 4 (1 bit)
access : read-write

Enumeration:

End of enumeration elements list.

Overflow_intr_en : Overflow_intr_en
bits : 5 - 5 (1 bit)
access : read-write

Enumeration:

End of enumeration elements list.

cordic : cordic
bits : 8 - 8 (1 bit)
access : write-only

Enumeration:

End of enumeration elements list.

cordic_x_linkmultb : cordic_x_linkmultb
bits : 16 - 16 (1 bit)
access : read-write

Enumeration:

End of enumeration elements list.

cordic_y_linkmultb : cordic_y_linkmultb
bits : 17 - 17 (1 bit)
access : read-write

Enumeration:

End of enumeration elements list.

cordic_z_linkmultb : cordic_z_linkmultb
bits : 18 - 18 (1 bit)
access : read-write

Enumeration:

End of enumeration elements list.

cordic_mult : cordic_mult
bits : 20 - 20 (1 bit)
access : read-write

Enumeration:

End of enumeration elements list.

cordic_mult_add : cordic_mult_add
bits : 21 - 21 (1 bit)
access : read-write

Enumeration:

End of enumeration elements list.

cordic_mult_sub : cordic_mult_sub
bits : 22 - 22 (1 bit)
access : read-write

Enumeration:

End of enumeration elements list.


Cordic_config

Cordic_config
address_offset : 0x84 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

Cordic_config Cordic_config read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 keepX keepY keepZ bypass_pre bypass_post mode func_mode Cordic

keepX : keepX
bits : 0 - 0 (1 bit)
access : read-write

Enumeration:

End of enumeration elements list.

keepY : keepY
bits : 1 - 1 (1 bit)
access : read-write

Enumeration:

End of enumeration elements list.

keepZ : keepZ
bits : 3 - 3 (1 bit)
access : read-write

Enumeration:

End of enumeration elements list.

bypass_pre : bypass_pre
bits : 4 - 4 (1 bit)
access : read-write

Enumeration:

End of enumeration elements list.

bypass_post : bypass_post
bits : 5 - 5 (1 bit)
access : write-only

Enumeration:

End of enumeration elements list.

mode : mode
bits : 8 - 8 (1 bit)
access : read-write

Enumeration:

End of enumeration elements list.

func_mode : func_mode
bits : 12 - 13 (2 bit)
access : read-write

Enumeration:

End of enumeration elements list.

Cordic : func_mode
bits : 16 - 20 (5 bit)
access : read-write

Enumeration:

End of enumeration elements list.


Cordic_Xi

Cordic_Xi
address_offset : 0x90 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

Cordic_Xi Cordic_Xi read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

Cordic_Yi

Cordic_Yi
address_offset : 0x94 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

Cordic_Yi Cordic_Yi read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

Cordic_Zi

Cordic_Zi
address_offset : 0x98 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

Cordic_Zi Cordic_Zi read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

Cordic_XO

Cordic_XO
address_offset : 0xA0 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

Cordic_XO Cordic_XO read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

Cordic_YO

Cordic_YO
address_offset : 0xA4 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

Cordic_YO Cordic_YO read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

Cordic_ZO

Cordic_ZO
address_offset : 0xA8 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

Cordic_ZO Cordic_ZO read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

MULTB

MULTB
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

MULTB MULTB read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0


Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.