\n

NVIC_GROUP

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x321 byte (0x0)
mem_usage : registers
protection :

Registers

ISER

ISPR

ICPR

IPR0

IPR1

IPR2

IPR3

IPR4

IPR5

IPR6

ICER


ISER

Interrupt set-enable register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ISER ISER read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 BLE_WAKEUP_LP_IRQn BLE_GEN_IRQn UART_IRQn UART2_IRQn I2C_IRQn SPI_IRQn ADC_IRQn KEYBRD_IRQn BLE_RF_DIAG_IRQn RFCAL_IRQn GPIO0_IRQn GPIO1_IRQn GPIO2_IRQn GPIO3_IRQn GPIO4_IRQn SWTIM_IRQn WKUP_QUADEC_IRQn PCM_IRQn SRC_IN_IRQn SRC_OUT_IRQn DMA_IRQn

BLE_WAKEUP_LP_IRQn : BLE_WAKEUP_LP_IRQn (Interrupt set-enable bit)
bits : 0 - 0 (1 bit)
access : read-write

BLE_GEN_IRQn : BLE_GEN_IRQn (Interrupt set-enable bit)
bits : 1 - 2 (2 bit)
access : read-write

UART_IRQn : UART_IRQn (Interrupt set-enable bit)
bits : 2 - 4 (3 bit)
access : read-write

UART2_IRQn : UART2_IRQn (Interrupt set-enable bit)
bits : 3 - 6 (4 bit)
access : read-write

I2C_IRQn : I2C_IRQn (Interrupt set-enable bit)
bits : 4 - 8 (5 bit)
access : read-write

SPI_IRQn : SPI_IRQn (Interrupt set-enable bit)
bits : 5 - 10 (6 bit)
access : read-write

ADC_IRQn : ADC_IRQn (Interrupt set-enable bit)
bits : 6 - 12 (7 bit)
access : read-write

KEYBRD_IRQn : KEYBRD_IRQn (Interrupt set-enable bit)
bits : 7 - 14 (8 bit)
access : read-write

BLE_RF_DIAG_IRQn : BLE baseband or Radio diagnostic (Interrupt set-enable bit))
bits : 8 - 16 (9 bit)
access : read-write

RFCAL_IRQn : RFCAL_IRQn (Interrupt set-enable bit)
bits : 9 - 18 (10 bit)
access : read-write

GPIO0_IRQn : GPIO0 interrupt through debounce (Interrupt set-enable bit)
bits : 10 - 20 (11 bit)
access : read-write

GPIO1_IRQn : GPIO1 interrupt through debounce (Interrupt set-enable bit)
bits : 11 - 22 (12 bit)
access : read-write

GPIO2_IRQn : GPIO2 interrupt through debounce (Interrupt set-enable bit)
bits : 12 - 24 (13 bit)
access : read-write

GPIO3_IRQn : IGPIO3 interrupt through debounce (Interrupt set-enable bit)
bits : 13 - 26 (14 bit)
access : read-write

GPIO4_IRQn : GPIO4 interrupt through debounce (Interrupt set-enable bit)
bits : 14 - 28 (15 bit)
access : read-write

SWTIM_IRQn : Software timer Interrupt (set-enable bit)
bits : 15 - 30 (16 bit)
access : read-write

WKUP_QUADEC_IRQn : Combined Wake up Capture Timer, GPIO and QuadDecoder interrupt (set-enable bit)
bits : 16 - 32 (17 bit)
access : read-write

PCM_IRQn : PCM Interrupt (set-enable bit)
bits : 17 - 34 (18 bit)
access : read-write

SRC_IN_IRQn : Sample rate converter input Interrupt (set-enable bit)
bits : 18 - 36 (19 bit)
access : read-write

SRC_OUT_IRQn : Sample rate converter output Interrupt (set-enable bit)
bits : 19 - 38 (20 bit)
access : read-write

DMA_IRQn : DMA Interrupt (set-enable bit)
bits : 20 - 40 (21 bit)
access : read-write


ISPR

Interrupt set-pending register
address_offset : 0x100 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ISPR ISPR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 BLE_WAKEUP_LP_IRQn BLE_GEN_IRQn UART_IRQn UART2_IRQn I2C_IRQn SPI_IRQn ADC_IRQn KEYBRD_IRQn BLE_RF_DIAG_IRQn RFCAL_IRQn GPIO0_IRQn GPIO1_IRQn GPIO2_IRQn GPIO3_IRQn GPIO4_IRQn SWTIM_IRQn WKUP_QUADEC_IRQn PCM_IRQn SRC_IN_IRQn SRC_OUT_IRQn DMA_IRQn

BLE_WAKEUP_LP_IRQn : BLE_WAKEUP_LP_IRQn (Interrupt set-pending bit)
bits : 0 - 0 (1 bit)
access : read-write

BLE_GEN_IRQn : BLE_GEN_IRQn (Interrupt set-pending bit)
bits : 1 - 2 (2 bit)
access : read-write

UART_IRQn : UART_IRQn (Interrupt set-pending bit)
bits : 2 - 4 (3 bit)
access : read-write

UART2_IRQn : UART2_IRQn (Interrupt set-pending bit)
bits : 3 - 6 (4 bit)
access : read-write

I2C_IRQn : I2C_IRQn (Interrupt set-pending bit)
bits : 4 - 8 (5 bit)
access : read-write

SPI_IRQn : SPI_IRQn (Interrupt set-pending bit)
bits : 5 - 10 (6 bit)
access : read-write

ADC_IRQn : ADC_IRQn (Interrupt set-pending bit)
bits : 6 - 12 (7 bit)
access : read-write

KEYBRD_IRQn : KEYBRD_IRQn (Interrupt set-pending bit)
bits : 7 - 14 (8 bit)
access : read-write

BLE_RF_DIAG_IRQn : BLE baseband or Radio diagnostic (Interrupt set-pending bit))
bits : 8 - 16 (9 bit)
access : read-write

RFCAL_IRQn : RFCAL_IRQn (Interrupt set-pending bit)
bits : 9 - 18 (10 bit)
access : read-write

GPIO0_IRQn : GPIO0 interrupt through debounce (Interrupt set-pending bit)
bits : 10 - 20 (11 bit)
access : read-write

GPIO1_IRQn : GPIO1 interrupt through debounce (Interrupt set-pending bit)
bits : 11 - 22 (12 bit)
access : read-write

GPIO2_IRQn : GPIO2 interrupt through debounce (Interrupt set-pending bit)
bits : 12 - 24 (13 bit)
access : read-write

GPIO3_IRQn : IGPIO3 interrupt through debounce (Interrupt set-pending bit)
bits : 13 - 26 (14 bit)
access : read-write

GPIO4_IRQn : GPIO4 interrupt through debounce (Interrupt set-pending bit)
bits : 14 - 28 (15 bit)
access : read-write

SWTIM_IRQn : Software timer Interrupt (set-pending bit)
bits : 15 - 30 (16 bit)
access : read-write

WKUP_QUADEC_IRQn : Combined Wake up Capture Timer, GPIO and QuadDecoder interrupt (set-pending bit)
bits : 16 - 32 (17 bit)
access : read-write

PCM_IRQn : PCM Interrupt (set-pending bit)
bits : 17 - 34 (18 bit)
access : read-write

SRC_IN_IRQn : Sample rate converter input Interrupt (set-pending bit)
bits : 18 - 36 (19 bit)
access : read-write

SRC_OUT_IRQn : Sample rate converter output Interrupt (set-pending bit)
bits : 19 - 38 (20 bit)
access : read-write

DMA_IRQn : DMA Interrupt (set-pending bit)
bits : 20 - 40 (21 bit)
access : read-write


ICPR

Interrupt clear-pending register
address_offset : 0x180 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ICPR ICPR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 BLE_WAKEUP_LP_IRQn BLE_GEN_IRQn UART_IRQn UART2_IRQn I2C_IRQn SPI_IRQn ADC_IRQn KEYBRD_IRQn BLE_RF_DIAG_IRQn RFCAL_IRQn GPIO0_IRQn GPIO1_IRQn GPIO2_IRQn GPIO3_IRQn GPIO4_IRQn SWTIM_IRQn WKUP_QUADEC_IRQn PCM_IRQn SRC_IN_IRQn SRC_OUT_IRQn DMA_IRQn

BLE_WAKEUP_LP_IRQn : BLE_WAKEUP_LP_IRQn (Interrupt clear-pending bit)
bits : 0 - 0 (1 bit)
access : read-write

BLE_GEN_IRQn : BLE_GEN_IRQn (Interrupt clear-pending bit)
bits : 1 - 2 (2 bit)
access : read-write

UART_IRQn : UART_IRQn (Interrupt clear-pending bit)
bits : 2 - 4 (3 bit)
access : read-write

UART2_IRQn : UART2_IRQn (Interrupt clear-pending bit)
bits : 3 - 6 (4 bit)
access : read-write

I2C_IRQn : I2C_IRQn (Interrupt clear-pending bit)
bits : 4 - 8 (5 bit)
access : read-write

SPI_IRQn : SPI_IRQn (Interrupt clear-pending bit)
bits : 5 - 10 (6 bit)
access : read-write

ADC_IRQn : ADC_IRQn (Interrupt clear-pending bit)
bits : 6 - 12 (7 bit)
access : read-write

KEYBRD_IRQn : KEYBRD_IRQn (Interrupt clear-pending bit)
bits : 7 - 14 (8 bit)
access : read-write

BLE_RF_DIAG_IRQn : BLE baseband or Radio diagnostic (Interrupt clear-pending bit))
bits : 8 - 16 (9 bit)
access : read-write

RFCAL_IRQn : RFCAL_IRQn (Interrupt clear-pending bit)
bits : 9 - 18 (10 bit)
access : read-write

GPIO0_IRQn : GPIO0 interrupt through debounce (Interrupt clear-pending bit)
bits : 10 - 20 (11 bit)
access : read-write

GPIO1_IRQn : GPIO1 interrupt through debounce (Interrupt clear-pending bit)
bits : 11 - 22 (12 bit)
access : read-write

GPIO2_IRQn : GPIO2 interrupt through debounce (Interrupt clear-pending bit)
bits : 12 - 24 (13 bit)
access : read-write

GPIO3_IRQn : IGPIO3 interrupt through debounce (Interrupt clear-pending bit)
bits : 13 - 26 (14 bit)
access : read-write

GPIO4_IRQn : GPIO4 interrupt through debounce (Interrupt clear-pending bit)
bits : 14 - 28 (15 bit)
access : read-write

SWTIM_IRQn : Software timer Interrupt (clear-pending bit)
bits : 15 - 30 (16 bit)
access : read-write

WKUP_QUADEC_IRQn : Combined Wake up Capture Timer, GPIO and QuadDecoder interrupt (clear-pending bit)
bits : 16 - 32 (17 bit)
access : read-write

PCM_IRQn : PCM Interrupt (clear-pending bit)
bits : 17 - 34 (18 bit)
access : read-write

SRC_IN_IRQn : Sample rate converter input Interrupt (clear-pending bit)
bits : 18 - 36 (19 bit)
access : read-write

SRC_OUT_IRQn : Sample rate converter output Interrupt (clear-pending bit)
bits : 19 - 38 (20 bit)
access : read-write

DMA_IRQn : DMA Interrupt (clear-pending bit)
bits : 20 - 40 (21 bit)
access : read-write


IPR0

Interrupt priority register 0
address_offset : 0x300 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

IPR0 IPR0 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 BLE_WAKEUP_LP_IRQn_prio BLE_GEN_IRQn_prio UART_IRQn_prio UART2_IRQn_prio

BLE_WAKEUP_LP_IRQn_prio : BLE_WAKEUP_LP_IRQn[7:0] bits (Interrupt priority)
bits : 0 - 7 (8 bit)
access : read-write

BLE_GEN_IRQn_prio : BLE_GEN_IRQn[7:0] bits (Interrupt priority)
bits : 8 - 23 (16 bit)
access : read-write

UART_IRQn_prio : UART_IRQn[7:0] bits (Interrupt priority)
bits : 16 - 39 (24 bit)
access : read-write

UART2_IRQn_prio : UART2_IRQn[7:0] bits (Interrupt priority)
bits : 24 - 55 (32 bit)
access : read-write


IPR1

Interrupt priority register 1
address_offset : 0x304 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

IPR1 IPR1 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 I2C_IRQn_prio SPI_IRQn_prio ADC_IRQn_prio KEYBRD_IRQn_prio

I2C_IRQn_prio : I2C_IRQn[7:0] bits (Interrupt priority)
bits : 0 - 7 (8 bit)
access : read-write

SPI_IRQn_prio : SPI_IRQn[7:0] bits (Interrupt priority)
bits : 8 - 23 (16 bit)
access : read-write

ADC_IRQn_prio : ADC_IRQn[7:0] bits (Interrupt priority)
bits : 16 - 39 (24 bit)
access : read-write

KEYBRD_IRQn_prio : KEYBRD_IRQn[7:0] bits (Interrupt priority)
bits : 24 - 55 (32 bit)
access : read-write


IPR2

Interrupt priority register 2
address_offset : 0x308 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

IPR2 IPR2 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 BLE_RF_DIAG_IRQn_prio RF_CAL_IRQn_prio GPIO0_IRQn_prio GPIO1_IRQn_prio

BLE_RF_DIAG_IRQn_prio : BLE_RF_DIAG_IRQn[7:0] bits (Interrupt priority)
bits : 0 - 7 (8 bit)
access : read-write

RF_CAL_IRQn_prio : RF_CAL_IRQn[7:0] bits (Interrupt priority)
bits : 8 - 23 (16 bit)
access : read-write

GPIO0_IRQn_prio : GPIO0_IRQn[7:0] bits (Interrupt priority)
bits : 16 - 39 (24 bit)
access : read-write

GPIO1_IRQn_prio : GPIO1_IRQn[7:0] bits (Interrupt priority)
bits : 24 - 55 (32 bit)
access : read-write


IPR3

Interrupt priority register 3
address_offset : 0x30C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

IPR3 IPR3 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SPI_IRQn_prio SPI2_IRQn_prio ADC_IRQn_prio KEYBRD_IRQn_prio

SPI_IRQn_prio : SPI_IRQn[7:0] bits (Interrupt priority)
bits : 0 - 7 (8 bit)
access : read-write

SPI2_IRQn_prio : SPI2_IRQn[7:0] bits (Interrupt priority)
bits : 8 - 23 (16 bit)
access : read-write

ADC_IRQn_prio : ADC_IRQn[7:0] bits (Interrupt priority)
bits : 16 - 39 (24 bit)
access : read-write

KEYBRD_IRQn_prio : KEYBRD_IRQn[7:0] bits (Interrupt priority)
bits : 24 - 55 (32 bit)
access : read-write


IPR4

Interrupt priority register 4
address_offset : 0x310 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

IPR4 IPR4 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 GPIO2_IRQn_prio GPIO3_IRQn_prio GPIO4_IRQn_prio SWTIM_IRQn_prio

GPIO2_IRQn_prio : GPIO2_IRQn[7:0] bits (Interrupt priority)
bits : 0 - 7 (8 bit)
access : read-write

GPIO3_IRQn_prio : GPIO3_IRQn[7:0] bits (Interrupt priority)
bits : 8 - 23 (16 bit)
access : read-write

GPIO4_IRQn_prio : GPIO4_IRQn[7:0] bits (Interrupt priority)
bits : 16 - 39 (24 bit)
access : read-write

SWTIM_IRQn_prio : SWTIM_IRQn[7:0] bits (Interrupt priority)
bits : 24 - 55 (32 bit)
access : read-write


IPR5

Interrupt priority register 5
address_offset : 0x314 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

IPR5 IPR5 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 WKUP_QUADEC_IRQn_prio PCM_IRQn_prio SRC_IN_IRQn_prio SRC_OUT_IRQn_prio

WKUP_QUADEC_IRQn_prio : WKUP_QUADEC_IRQn[7:0] bits (Interrupt priority)
bits : 0 - 7 (8 bit)
access : read-write

PCM_IRQn_prio : PCM_IRQn[7:0] bits (Interrupt priority)
bits : 8 - 23 (16 bit)
access : read-write

SRC_IN_IRQn_prio : SRC_IN_IRQn[7:0] bits (Interrupt priority)
bits : 16 - 39 (24 bit)
access : read-write

SRC_OUT_IRQn_prio : SRC_OUT_IRQn[7:0] bits (Interrupt priority)
bits : 24 - 55 (32 bit)
access : read-write


IPR6

Interrupt priority register 6
address_offset : 0x318 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

IPR6 IPR6 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 DMA_IRQn_prio

DMA_IRQn_prio : DMA_IRQn[7:0] bits (Interrupt priority)
bits : 0 - 7 (8 bit)
access : read-write


ICER

Interrupt clear-enable register
address_offset : 0x80 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ICER ICER read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 BLE_WAKEUP_LP_IRQn BLE_GEN_IRQn UART_IRQn UART2_IRQn I2C_IRQn SPI_IRQn ADC_IRQn KEYBRD_IRQn BLE_RF_DIAG_IRQn RFCAL_IRQn GPIO0_IRQn GPIO1_IRQn GPIO2_IRQn GPIO3_IRQn GPIO4_IRQn SWTIM_IRQn WKUP_QUADEC_IRQn PCM_IRQn SRC_IN_IRQn SRC_OUT_IRQn DMA_IRQn

BLE_WAKEUP_LP_IRQn : BLE_WAKEUP_LP_IRQn (Interrupt clear-enable bit)
bits : 0 - 0 (1 bit)
access : read-write

BLE_GEN_IRQn : BLE_GEN_IRQn (Interrupt clear-enable bit)
bits : 1 - 2 (2 bit)
access : read-write

UART_IRQn : UART_IRQn (Interrupt clear-enable bit)
bits : 2 - 4 (3 bit)
access : read-write

UART2_IRQn : UART2_IRQn (Interrupt clear-enable bit)
bits : 3 - 6 (4 bit)
access : read-write

I2C_IRQn : I2C_IRQn (Interrupt clear-enable bit)
bits : 4 - 8 (5 bit)
access : read-write

SPI_IRQn : SPI_IRQn (Interrupt clear-enable bit)
bits : 5 - 10 (6 bit)
access : read-write

ADC_IRQn : ADC_IRQn (Interrupt clear-enable bit)
bits : 6 - 12 (7 bit)
access : read-write

KEYBRD_IRQn : KEYBRD_IRQn (Interrupt clear-enable bit)
bits : 7 - 14 (8 bit)
access : read-write

BLE_RF_DIAG_IRQn : BLE baseband or Radio diagnostic (Interrupt clear-enable bit))
bits : 8 - 16 (9 bit)
access : read-write

RFCAL_IRQn : RFCAL_IRQn (Interrupt clear-enable bit)
bits : 9 - 18 (10 bit)
access : read-write

GPIO0_IRQn : GPIO0 interrupt through debounce (Interrupt clear-enable bit)
bits : 10 - 20 (11 bit)
access : read-write

GPIO1_IRQn : GPIO1 interrupt through debounce (Interrupt clear-enable bit)
bits : 11 - 22 (12 bit)
access : read-write

GPIO2_IRQn : GPIO2 interrupt through debounce (Interrupt clear-enable bit)
bits : 12 - 24 (13 bit)
access : read-write

GPIO3_IRQn : IGPIO3 interrupt through debounce (Interrupt clear-enable bit)
bits : 13 - 26 (14 bit)
access : read-write

GPIO4_IRQn : GPIO4 interrupt through debounce (Interrupt clear-enable bit)
bits : 14 - 28 (15 bit)
access : read-write

SWTIM_IRQn : Software timer Interrupt (clear-enable bit)
bits : 15 - 30 (16 bit)
access : read-write

WKUP_QUADEC_IRQn : Combined Wake up Capture Timer, GPIO and QuadDecoder interrupt (clear-enable bit)
bits : 16 - 32 (17 bit)
access : read-write

PCM_IRQn : PCM Interrupt (clear-enable bit)
bits : 17 - 34 (18 bit)
access : read-write

SRC_IN_IRQn : Sample rate converter input Interrupt (clear-enable bit)
bits : 18 - 36 (19 bit)
access : read-write

SRC_OUT_IRQn : Sample rate converter output Interrupt (clear-enable bit)
bits : 19 - 38 (20 bit)
access : read-write

DMA_IRQn : DMA Interrupt (clear-enable bit)
bits : 20 - 40 (21 bit)
access : read-write



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.