\n
address_offset : 0x0 Bytes (0x0)
size : 0x12 byte (0x0)
mem_usage : registers
protection :
Timer0 control register
address_offset : 0x0 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TIM0_CTRL : 0 = Timer0 is off and in reset state. 1 = Timer0 is running.
bits : 0 - 0 (1 bit)
access : read-write
TIM0_CLK_SEL : 1 = Timer0 uses 16, 8, 4 or 2 MHz (fast) clock frequency. 0 = Timer0 uses 32 kHz (slow) clock frequency.
bits : 1 - 2 (2 bit)
access : read-write
TIM0_CLK_DIV : 1 = Timer0 uses selected clock frequency as is. 0 = Timer0 uses selected clock frequency divided by 10. Note that this applies only to the ON-counter.
bits : 2 - 4 (3 bit)
access : read-write
PWM_MODE : 0 = PWM signals are '1' during high time. 1 = PWM signals send out the (fast) clock divided by 2 during high time. So it will be in the range of 1 to 8 MHz.
bits : 3 - 6 (4 bit)
access : read-write
PWM 2 3 4 Control
address_offset : 0x10 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TRIPLE_PWM_ENABLE : '1' = PWM 2 3 4 is enabled
bits : 0 - 0 (1 bit)
access : read-write
SW_PAUSE_EN : '1' = PWM 2 3 4 is paused
bits : 1 - 2 (2 bit)
access : read-write
HW_PAUSE_EN : '1' = HW can pause PWM 2,3,4
bits : 2 - 4 (3 bit)
access : read-write
Timer0 on control register
address_offset : 0x2 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TIM0_ON : Timer0 On reload value: If read the actual counter value ON_CNTer is returned
bits : 0 - 15 (16 bit)
access : write-only
16 bits reload value for Timer0
address_offset : 0x4 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TIM0_M : Timer0 'high' reload valueIf read the actual counter value T0_CNTer is returned
bits : 0 - 15 (16 bit)
access : write-only
16 bits reload value for Timer0
address_offset : 0x6 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TIM0_N : Timer0 'low' reload value: If read the actual counter value T0_CNTer is returned
bits : 0 - 15 (16 bit)
access : write-only
Duty Cycle for PWM2
address_offset : 0x8 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DUTY_CYCLE : duty cycle for PWM
bits : 0 - 13 (14 bit)
access : read-write
Duty Cycle for PWM3
address_offset : 0xA Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DUTY_CYCLE : duty cycle for PWM
bits : 0 - 13 (14 bit)
access : read-write
Duty Cycle for PWM4
address_offset : 0xC Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DUTY_CYCLE : duty cycle for PWM
bits : 0 - 13 (14 bit)
access : read-write
Frequency for PWM 2,3 and 4
address_offset : 0xE Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
FREQ : Freq for PWM 2 3 4
bits : 0 - 13 (14 bit)
access : read-write
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.