\n

Peripheral_Registers

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0xA byte (0x0)
mem_usage : registers
protection :

Registers

SET_FREEZE_REG

RESET_FREEZE_REG

DEBUG_REG

GP_STATUS_REG

GP_CONTROL_REG


SET_FREEZE_REG

Controls freezing of various timers/counters.
address_offset : 0x0 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SET_FREEZE_REG SET_FREEZE_REG read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 FRZ_WKUPTIM FRZ_SWTIM FRZ_BLETIM FRZ_WDOG

FRZ_WKUPTIM : If '1', the Wake Up Timer is frozen, '0' is discarded.
bits : 0 - 0 (1 bit)
access : read-write

FRZ_SWTIM : If '1', the SW Timer (TIMER0) is frozen, '0' is discarded.
bits : 1 - 2 (2 bit)
access : read-write

FRZ_BLETIM : If '1', the BLE master clock is frozen, '0' is discarded.
bits : 2 - 4 (3 bit)
access : read-write

FRZ_WDOG : If '1', the watchdog timer is frozen, '0' is discarded. WATCHDOG_CTRL_REG[NMI_RST] must be '0' to allow the freeze function.
bits : 3 - 6 (4 bit)
access : read-write


RESET_FREEZE_REG

Controls unfreezing of various timers/counters.
address_offset : 0x2 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

RESET_FREEZE_REG RESET_FREEZE_REG read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 FRZ_WKUPTIM FRZ_SWTIM FRZ_BLETIM FRZ_WDOG

FRZ_WKUPTIM : If '1', the Wake Up Timer continues, '0' is discarded.
bits : 0 - 0 (1 bit)
access : read-write

FRZ_SWTIM : If '1', the SW Timer (TIMER0) continues, '0' is discarded.
bits : 1 - 2 (2 bit)
access : read-write

FRZ_BLETIM : If '1', the the BLE master clock continues, '0' is discarded.
bits : 2 - 4 (3 bit)
access : read-write

FRZ_WDOG : If '1', the watchdog timer continues, '0' is discarded.
bits : 3 - 6 (4 bit)
access : read-write


DEBUG_REG

Various debug information register.
address_offset : 0x4 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DEBUG_REG DEBUG_REG read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 DEBUGS_FREEZE_EN

DEBUGS_FREEZE_EN : Default '1', freezing of the on-chip timers is enabled when the Cortex-M0 is halted in DEBUG State. If '0', freezing of the on-chip timers is depending on FREEZE_REG when the Cortex-M0 is halted in DEBUG State except the watchdog timer. The watchdog timer is always frozen when the Cortex-M0 is halted in DEBUG State.
bits : 0 - 0 (1 bit)
access : read-write


GP_STATUS_REG

General purpose system status register.
address_offset : 0x6 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

GP_STATUS_REG GP_STATUS_REG read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 CAL_PHASE

CAL_PHASE : If '1', it designates that the chip is in Calibration Phase i.e. the OTP has been initially programmed but no Calibration has occured.
bits : 0 - 0 (1 bit)
access : read-write


GP_CONTROL_REG

General purpose system control register.
address_offset : 0x8 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

GP_CONTROL_REG GP_CONTROL_REG read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 BLE_WAKEUP_REQ EM_MAP

BLE_WAKEUP_REQ : If '1', the BLE wakes up. Must be kept high at least for 1 low power clock period. If the BLE is in deep sleep state, then by setting this bit it will cause the wakeup LP IRQ to be asserted with a delay of 3 to 4 low power cycles.
bits : 0 - 0 (1 bit)
access : read-write

EM_MAP : Select the mapping of the Exchange memory pages. 0: EM size 0 kB, SysRAM size 42 kB 1: EM size 2 kB, SysRAM size 48 kB 2: EM size 3 kB, SysRAM size 47 kB 3: EM size 4 kB, SysRAM size 46 kB 4: EM size 5 kB, SysRAM size 45 kB 5: EM size 6 kB, SysRAM size 44 kB 6: EM size 7 kB, SysRAM size 43 kB 7: EM size 8 kB, SysRAM size 42 kB 8: Reserved 9: EM size 4 kB, SysRAM size 40 kB 10: EM size 5 kB, SysRAM size 40 kB 11: EM size 6 kB, SysRAM size 40 kB 12: EM size 7 kB, SysRAM size 40 kB 13: EM size 8 kB, SysRAM size 40 kB 14: EM size 9 kB, SysRAM size 40 kB 15: EM size 10 kB, SysRAM size 40 kB 16: Reserved 17: EM size 6 kB, SysRAM size 38 kB 18: EM size 7 kB, SysRAM size 38 kB 19: EM size 8 kB, SysRAM size 38 kB 20: EM size 9 kB, SysRAM size 38 kB 21: EM size 10 kB, SysRAM size 38 kB 22: EM size 11 kB, SysRAM size 38 kB 23: EM size 12 kB, SysRAM size 38 kB other: Reserved.
bits : 1 - 6 (6 bit)
access : read-write



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.