\n
address_offset : 0x0 Bytes (0x0)
size : 0x98 byte (0x0)
mem_usage : registers
protection :
RTC Control Register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
RTC_TIME_DISABLE : When this field is set high the RTC stops incrementing the time value.
bits : 0 - 0 (1 bit)
access : read-write
RTC_CAL_DISABLE : When this field is set high the RTC stops incrementing the calendar value.
bits : 1 - 2 (2 bit)
access : read-write
RTC Time Alarm Register
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
RTC_TIME_H_U : Hundredths of a second units. Represented in BCD digit (0-9).
bits : 0 - 3 (4 bit)
access : read-write
RTC_TIME_H_T : Hundredths of a second tens. Represented in BCD digit (0-9).
bits : 4 - 11 (8 bit)
access : read-write
RTC_TIME_S_U : Seconds units. Represented in BCD digit (0-9).
bits : 8 - 19 (12 bit)
access : read-write
RTC_TIME_S_T : Seconds tens. Represented in BCD digit (0-9).
bits : 12 - 26 (15 bit)
access : read-write
RTC_TIME_M_U : Minutes units. Represented in BCD digit (0-9).
bits : 16 - 35 (20 bit)
access : read-write
RTC_TIME_M_T : Minutes tens. Represented in BCD digit (0-5).
bits : 20 - 42 (23 bit)
access : read-write
RTC_TIME_HR_U : Hours units. Represented in BCD digit (0-9).
bits : 24 - 51 (28 bit)
access : read-write
RTC_TIME_HR_T : Hours tens. Represented in BCD digit (0-2).
bits : 28 - 57 (30 bit)
access : read-write
RTC_TIME_PM : In 12 hour clock mode, indicates PM when set.
bits : 30 - 60 (31 bit)
access : read-write
RTC Calendar Alram Register
address_offset : 0x14 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
RTC_CAL_M_U : Month units. Represented in BCD digit (0-9).
bits : 3 - 9 (7 bit)
access : read-write
RTC_CAL_M_T : Month tens. Represented in BCD digit (0-1).
bits : 7 - 14 (8 bit)
access : read-write
RTC_CAL_D_U : Date units. Represented in BCD digit (0-9).
bits : 8 - 19 (12 bit)
access : read-write
RTC_CAL_D_T : Date tens. Represented in BCD digit (0-3).
bits : 12 - 25 (14 bit)
access : read-write
RTC Alarm Enable Register
address_offset : 0x18 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
RTC_ALARM_HOS_EN : Alarm on hundredths of a second enable. Enable to trigger alarm when data specified in Time Alarm Register (H_T and H_U) has been reached.
bits : 0 - 0 (1 bit)
access : read-write
RTC_ALARM_SEC_EN : Alarm on second enable. Enable to trigger alarm when data specified in Time Alarm Register (S_T and S_U) has been reached.
bits : 1 - 2 (2 bit)
access : read-write
RTC_ALARM_MIN_EN : Alarm on minute enable. Enable to trigger alarm when data specified in Time Alarm Register (M_T and M_U) has been reached.
bits : 2 - 4 (3 bit)
access : read-write
RTC_ALARM_HOUR_EN : Alarm on hour enable. Enable to trigger alarm when data specified in Time Alarm Register (PM, HR_T and HR_U) has been reached.
bits : 3 - 6 (4 bit)
access : read-write
RTC_ALARM_DATE_EN : Alarm on date enable. Enable to trigger alarm when data specified in Calendar Alarm Register (D_T and D_U) has been reached.
bits : 4 - 8 (5 bit)
access : read-write
RTC_ALARM_MNTH_EN : Alarm on month enable. Enable to trigger alarm when data specified in Calendar Alarm Register (M_T and M_U) has been reached.
bits : 5 - 10 (6 bit)
access : read-write
RTC Event Flags Register
address_offset : 0x1C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
RTC_EVENT_HOS : Hundredths of a second event flag. Indicate that hundredths of a second rolls over event occurred since the last reset.
bits : 0 - 0 (1 bit)
access : read-only
RTC_EVENT_SEC : Second rolls over event flag. Indicate that second rolls over event occurred since the last reset.
bits : 1 - 2 (2 bit)
access : read-only
RTC_EVENT_MIN : Minute rolls over event flag. Indicate that minute rolls over event occurred since the last reset.
bits : 2 - 4 (3 bit)
access : read-only
RTC_EVENT_HOUR : Hour rolls over event flag. Indicate that hour rolls over event occurred since the last reset.
bits : 3 - 6 (4 bit)
access : read-only
RTC_EVENT_DATE : Date rolls over event flag. Indicate that date rolls over event occurred since the last reset.
bits : 4 - 8 (5 bit)
access : read-only
RTC_EVENT_MNTH : Month rolls over event flag. Indicate that month rolls over event occurred since the last reset.
bits : 5 - 10 (6 bit)
access : read-only
RTC_EVENT_ALRM : Alarm event flag. Indicate that alarm event occurred since the last reset.
bits : 6 - 12 (7 bit)
access : read-only
RTC Interrupt Enable Register
address_offset : 0x20 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
RTC_HOS_INT_EN : Interrupt on hundredths of a second enable. Enable to issue the interrupt when hundredths of a second event occurred.
bits : 0 - 0 (1 bit)
access : write-only
RTC_SEC_INT_EN : Interrupt on second enable. Enable to issue the interrupt when second event occurred.
bits : 1 - 2 (2 bit)
access : write-only
RTC_MIN_INT_EN : Interrupt on minute enable. Enable to issue the interrupt when minute event occurred.
bits : 2 - 4 (3 bit)
access : write-only
RTC_HOUR_INT_EN : Interrupt on hour enable. Enable to issue the interrupt when hour event occurred.
bits : 3 - 6 (4 bit)
access : write-only
RTC_DATE_INT_EN : Interrupt on date enable. Enable to issue the interrupt when date event occurred.
bits : 4 - 8 (5 bit)
access : write-only
RTC_MNTH_INT_EN : Interrupt on month enable. Enable to issue the interrupt when month event occurred.
bits : 5 - 10 (6 bit)
access : write-only
RTC_ALRM_INT_EN : Interrupt on alarm enable. Enable to issue the interrupt when alarm event occurred.
bits : 6 - 12 (7 bit)
access : write-only
RTC Interrupt Disable Register
address_offset : 0x24 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
RTC_HOS_INT_DIS : Interrupt on hundredths of a second disable. Disable to issue the interrupt when hundredths of a second event occurred.
bits : 0 - 0 (1 bit)
access : write-only
RTC_SEC_INT_DIS : Interrupt on second disable. Disable to issue the interrupt when second event occurred.
bits : 1 - 2 (2 bit)
access : write-only
RTC_MIN_INT_DIS : Interrupt on minute disable. Disable to issue the interrupt when minute event occurred.
bits : 2 - 4 (3 bit)
access : write-only
RTC_HOUR_INT_DIS : IInterrupt on hour disable. Disable to issue the interrupt when hour event occurred.
bits : 3 - 6 (4 bit)
access : write-only
RTC_DATE_INT_DIS : Interrupt on date disable. Disable to issue the interrupt when date event occurred.
bits : 4 - 8 (5 bit)
access : write-only
RTC_MNTH_INT_DIS : Interrupt on month disable. Disable to issue the interrupt when month event occurred.
bits : 5 - 10 (6 bit)
access : write-only
RTC_ALRM_INT_DIS : Interrupt on alarm disable. Disable to issue the interrupt when alarm event occurred.
bits : 6 - 12 (7 bit)
access : write-only
RTC Interrupt Mask Register
address_offset : 0x28 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
RTC_HOS_INT_MSK : Mask hundredths of a second interrupt. It can be cleared (set) by setting corresponding bit (HOS) in Interrupt Enable Register (Interrupt Disable Register).
bits : 0 - 0 (1 bit)
access : read-only
RTC_SEC_INT_MSK : IMask second interrupt. It can be cleared (set) by setting corresponding bit (SEC) in Interrupt Enable Register (Interrupt Disable Register).
bits : 1 - 2 (2 bit)
access : read-only
RTC_MIN_INT_MSK : IMask minute interrupt. It can be cleared (set) by setting corresponding bit (MIN) in Interrupt Enable Register (Interrupt Disable Register).
bits : 2 - 4 (3 bit)
access : read-only
RTC_HOUR_INT_MSK : IMask hour interrupt. It can be cleared (set) by setting corresponding bit (HOUR) in Interrupt Enable Register (Interrupt Disable Register).
bits : 3 - 6 (4 bit)
access : read-only
RTC_DATE_INT_MSK : Mask date interrupt. It can be cleared (set) by setting corresponding bit (DATE) in Interrupt Enable Register (Interrupt Disable Register).
bits : 4 - 8 (5 bit)
access : read-only
RTC_MNTH_INT_MSK : IMask month interrupt. It can be cleared (set) by setting corresponding bit (MNTH) in Interrupt Enable Register (Interrupt Disable Register).
bits : 5 - 10 (6 bit)
access : read-only
RTC_ALRM_INT_MSK : Mask alarm interrupt. It can be cleared (set) by setting corresponding bit (ALRM) in Interrupt Enable Register (Interrupt Disable Register).
bits : 6 - 12 (7 bit)
access : read-only
RTC Status Register
address_offset : 0x2C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
RTC_VALID_TIME : Valid Time. If cleared then indicates that invalid entry occurred when writing to Time Register.
bits : 0 - 0 (1 bit)
access : read-only
RTC_VALID_CAL : Valid Calendar. If cleared then indicates that invalid entry occurred when writing to Calendar Register.
bits : 1 - 2 (2 bit)
access : read-only
RTC_VALID_TIME_ALM : Valid Time Alarm. If cleared then indicates that invalid entry occurred when writing to Time Alarm Register.
bits : 2 - 4 (3 bit)
access : read-only
RTC_VALID_CAL_ALM : Valid Calendar Alarm. If cleared then indicates that invalid entry occurred when writing to Calendar Alarm Register.
bits : 3 - 6 (4 bit)
access : read-only
RTC Keep RTC Register
address_offset : 0x30 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
RTC_KEEP : Keep RTC. When high, the time and calendar registers and any other registers which directly affect or are affected by the time and calendar registers are NOT reset when software reset is applied. When low, the software reset will reset every register except the keep RTC and control registers.
bits : 0 - 0 (1 bit)
access : read-write
RTC Hour Mode Register
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
RTC_HMS : When this field is set high the RTC operates in 12 hour clock mode otherwise, times are in 24 hour clock format.
bits : 0 - 0 (1 bit)
access : read-write
RTC Time Register
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
RTC_TIME_H_U : Hundredths of a second units. Represented in BCD digit (0-9).
bits : 0 - 3 (4 bit)
access : read-write
RTC_TIME_H_T : Hundredths of a second tens. Represented in BCD digit (0-9).
bits : 4 - 11 (8 bit)
access : read-write
RTC_TIME_S_U : Seconds units. Represented in BCD digit (0-9).
bits : 8 - 19 (12 bit)
access : read-write
RTC_TIME_S_T : Seconds tens. Represented in BCD digit (0-9).
bits : 12 - 26 (15 bit)
access : read-write
RTC_TIME_M_U : Minutes units. Represented in BCD digit (0-9).
bits : 16 - 35 (20 bit)
access : read-write
RTC_TIME_M_T : Minutes tens. Represented in BCD digit (0-5).
bits : 20 - 42 (23 bit)
access : read-write
RTC_TIME_HR_U : Hours units. Represented in BCD digit (0-9).
bits : 24 - 51 (28 bit)
access : read-write
RTC_TIME_HR_T : Hours tens. Represented in BCD digit (0-2).
bits : 28 - 57 (30 bit)
access : read-write
RTC_TIME_PM : In 12 hour clock mode, indicates PM when set.
bits : 30 - 60 (31 bit)
access : read-write
RTC_TIME_CH : The value in this register has altered since last read. Read and clear.
bits : 31 - 62 (32 bit)
access : read-write
RTC Event Control Register
address_offset : 0x80 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
RTC_MOTOR_EVENT_EN : 0 = Event to Motor is disabled 1 = Event to Motor is enabled
bits : 0 - 0 (1 bit)
access : read-write
RTC_PDC_EVENT_EN : 0 = Event to PDC is disabled. No clear any pending event 1 = Even to PDC is enabled
bits : 1 - 2 (2 bit)
access : read-write
RTC Motor Event Period Register
address_offset : 0x84 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
RTC_MOTOR_EVENT_PERIOD : RTC wil send an event to motor (if RTC_MOTOR_EVENT_EN=1) every (RTC_MOTOR_EVENT_PERIOD+1)*10ms
bits : 0 - 11 (12 bit)
access : read-write
RTC PDC Event Period Register
address_offset : 0x88 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
RTC_PDC_EVENT_PERIOD : RTC wil send an event to PDC (if RTC_PDC_EVENT_EN=1) every (RTC_PDC_EVENT_PERIOD+1)*10ms
bits : 0 - 12 (13 bit)
access : read-write
RTC PDC Event Clear Register
address_offset : 0x8C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PDC_EVENT_CLEAR : On read, PDC event is cleared
bits : 0 - 0 (1 bit)
access : read-only
RTC Motor Event Counter Register
address_offset : 0x90 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
RTC_MOTOR_EVENT_CNT : It gives the current value of the Motor event counter (0 to RTC_MOTOR_EVENT_PERIOD)
bits : 0 - 11 (12 bit)
access : read-only
RTC PDC Event Counter Register
address_offset : 0x94 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
RTC_PDC_EVENT_CNT : It gives the current value of the PDC event counter (0 to RTC_PDC_EVENT_PERIOD)
bits : 0 - 12 (13 bit)
access : read-only
RTC Calendar Register
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
RTC_DAY : Day of the week (arbitrary) units. Represented in BCD digit (0-7).
bits : 0 - 2 (3 bit)
access : read-write
RTC_CAL_M_U : Month units. Represented in BCD digit (0-9).
bits : 3 - 9 (7 bit)
access : read-write
RTC_CAL_M_T : Month tens. Represented in BCD digit (0-1).
bits : 7 - 14 (8 bit)
access : read-write
RTC_CAL_D_U : Date units. Represented in BCD digit (0-9).
bits : 8 - 19 (12 bit)
access : read-write
RTC_CAL_D_T : Date tens. Represented in BCD digit (0-3).
bits : 12 - 25 (14 bit)
access : read-write
RTC_CAL_Y_U : Year units. Represented in BCD digit (0-9).
bits : 16 - 35 (20 bit)
access : read-write
RTC_CAL_Y_T : Year tens. Represented in BCD digit (0-9).
bits : 20 - 43 (24 bit)
access : read-write
RTC_CAL_C_U : Century units. Represented in BCD digit (0-9).
bits : 24 - 51 (28 bit)
access : read-write
RTC_CAL_C_T : Century tens. Represented in BCD digit (1-2).
bits : 28 - 57 (30 bit)
access : read-write
RTC_CAL_CH : The value in this register has altered since last read. Read and clear
bits : 31 - 62 (32 bit)
access : read-write
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.