\n

CRYPTOACC_S

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x1000 byte (0x0)
mem_usage : registers
protection :

Registers

FETCHADDR

PUSHADDR

PUSHLEN

IEN

IF

IF_CLR

CTRL

CMD

STATUS

INCL_IPS_HW_CFG

BA411E_HW_CFG_1

BA411E_HW_CFG_2

BA413_HW_CFG

BA418_HW_CFG

BA419_HW_CFG

FETCHLEN

FETCHTAG


FETCHADDR

Fetcher: Start address of data block. In direct mode, this register is written by the software. In scatter-gather mode, this register is updated after each processed descriptor.
address_offset : 0x0 Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

FETCHADDR FETCHADDR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ADDR

ADDR : Start address of data block
bits : 0 - 31 (32 bit)
access : read-write


PUSHADDR

Pusher: Start address of data block (LSB). In direct mode, this register is written by the software. In scatter-gather mode, this register is updated after each processed descriptor.
address_offset : 0x10 Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PUSHADDR PUSHADDR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ADDR

ADDR : Start address of data block
bits : 0 - 31 (32 bit)
access : read-write


PUSHLEN

Pusher: Length of data block. In direct mode, this register is written by the software. In scatter-gather mode, this register is not used.
address_offset : 0x18 Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PUSHLEN PUSHLEN read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 LENGTH CONSTADDR REALIGN DISCARD

LENGTH : Start address of data block
bits : 0 - 27 (28 bit)
access : read-write

CONSTADDR : Constant address
bits : 28 - 28 (1 bit)
access : read-write

REALIGN : Realign length
bits : 29 - 29 (1 bit)
access : read-write

DISCARD : Discard data
bits : 30 - 30 (1 bit)
access : read-write


IEN

Interrupt enable
address_offset : 0x1C Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

IEN IEN read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 FETCHERENDOFBLOCK FETCHERSTOPPED FETCHERERROR PUSHERENDOFBLOCK PUSHERSTOPPED PUSHERERROR

FETCHERENDOFBLOCK : End of block interrupt enable
bits : 0 - 0 (1 bit)
access : read-write

FETCHERSTOPPED : Stopped interrupt enable
bits : 1 - 1 (1 bit)
access : read-write

FETCHERERROR : Error interrupt enable
bits : 2 - 2 (1 bit)
access : read-write

PUSHERENDOFBLOCK : End of block interrupt enable
bits : 3 - 3 (1 bit)
access : read-write

PUSHERSTOPPED : Stopped interrupt enable
bits : 4 - 4 (1 bit)
access : read-write

PUSHERERROR : Error interrupt enable
bits : 5 - 5 (1 bit)
access : read-write


IF

Interrupt flag register
address_offset : 0x28 Bytes (0x0)
size : -1 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

IF IF read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 FETCHERENDOFBLOCK FETCHERSTOPPED FETCHERERROR PUSHERENDOFBLOCK PUSHERSTOPPED PUSHERERROR

FETCHERENDOFBLOCK : End of block interrupt flag
bits : 0 - 0 (1 bit)
access : read-only

FETCHERSTOPPED : Stopped interrupt flag
bits : 1 - 1 (1 bit)
access : read-only

FETCHERERROR : Error interrupt flag
bits : 2 - 2 (1 bit)
access : read-only

PUSHERENDOFBLOCK : End of block interrupt flag
bits : 3 - 3 (1 bit)
access : read-only

PUSHERSTOPPED : Stopped interrupt flag
bits : 4 - 4 (1 bit)
access : read-only

PUSHERERROR : Error interrupt flag
bits : 5 - 5 (1 bit)
access : read-only


IF_CLR

Writing a '1' clears the interrupt status. Writing a '0' has no effect.
address_offset : 0x30 Bytes (0x0)
size : -1 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0

IF_CLR IF_CLR write-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 FETCHERENDOFBLOCK FETCHERSTOPPED FETCHERERROR PUSHERENDOFBLOCK PUSHERSTOPPED PUSHERERROR

FETCHERENDOFBLOCK : End of block interrupt flag clear
bits : 0 - 0 (1 bit)
access : write-only

FETCHERSTOPPED : Stopped interrupt flag clear
bits : 1 - 1 (1 bit)
access : write-only

FETCHERERROR : Error interrupt flag clear
bits : 2 - 2 (1 bit)
access : write-only

PUSHERENDOFBLOCK : End of block interrupt flag clear
bits : 3 - 3 (1 bit)
access : write-only

PUSHERSTOPPED : Stopped interrupt flag clear
bits : 4 - 4 (1 bit)
access : write-only

PUSHERERROR : Error interrupt flag clear
bits : 5 - 5 (1 bit)
access : write-only


CTRL

Control register, called CONFIG in Barco datasheet.
address_offset : 0x34 Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CTRL CTRL read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 FETCHERSCATTERGATHER PUSHERSCATTERGATHER STOPFETCHER STOPPUSHER SWRESET

FETCHERSCATTERGATHER : Fetcher scatter/gather
bits : 0 - 0 (1 bit)
access : read-write

PUSHERSCATTERGATHER : Pusher scatter/gather
bits : 1 - 1 (1 bit)
access : read-write

STOPFETCHER : Stop fetcher
bits : 2 - 2 (1 bit)
access : read-write

STOPPUSHER : Stop pusher
bits : 3 - 3 (1 bit)
access : read-write

SWRESET : Software reset
bits : 4 - 4 (1 bit)
access : read-write


CMD

Command register for starting the fetcher and pusher
address_offset : 0x38 Bytes (0x0)
size : -1 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0

CMD CMD write-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 STARTFETCHER STARTPUSHER

STARTFETCHER : Start fetch
bits : 0 - 0 (1 bit)
access : write-only

STARTPUSHER : Start push
bits : 1 - 1 (1 bit)
access : write-only


STATUS

Status register
address_offset : 0x3C Bytes (0x0)
size : -1 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

STATUS STATUS read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 FETCHERBSY PUSHERBSY NOTEMPTY WAITING SOFTRSTBSY FIFODATANUM

FETCHERBSY : Fetcher busy
bits : 0 - 0 (1 bit)
access : read-only

PUSHERBSY : Pusher busy
bits : 1 - 1 (1 bit)
access : read-only

NOTEMPTY : Not empty flag from input FIFO (fetcher)
bits : 4 - 4 (1 bit)
access : read-only

WAITING : Pusher waiting for FIFO
bits : 5 - 5 (1 bit)
access : read-only

SOFTRSTBSY : Software reset busy
bits : 6 - 6 (1 bit)
access : read-only

FIFODATANUM : Number of data in output FIFO
bits : 16 - 31 (16 bit)
access : read-only


INCL_IPS_HW_CFG

No Description
address_offset : 0x400 Bytes (0x0)
size : -1 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

INCL_IPS_HW_CFG INCL_IPS_HW_CFG read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 g_IncludeAES g_IncludeAESGCM g_IncludeAESXTS g_IncludeDES g_IncludeHASH g_IncludeChachaPoly g_IncludeSHA3 g_IncludeZUC g_IncludeSM4 g_IncludePKE g_IncludeNDRNG

g_IncludeAES : Generic g_IncludeAES value
bits : 0 - 0 (1 bit)
access : read-only

g_IncludeAESGCM : Generic g_IncludeAESGCM value
bits : 1 - 1 (1 bit)
access : read-only

g_IncludeAESXTS : Generic g_IncludeAESXTS value
bits : 2 - 2 (1 bit)
access : read-only

g_IncludeDES : Generic g_IncludeDES value
bits : 3 - 3 (1 bit)
access : read-only

g_IncludeHASH : Generic g_IncludeHASH value
bits : 4 - 4 (1 bit)
access : read-only

g_IncludeChachaPoly : Generic g_IncludeChachaPoly value
bits : 5 - 5 (1 bit)
access : read-only

g_IncludeSHA3 : Generic g_IncludeSHA3 value
bits : 6 - 6 (1 bit)
access : read-only

g_IncludeZUC : Generic g_IncludeZUC value
bits : 7 - 7 (1 bit)
access : read-only

g_IncludeSM4 : Generic g_IncludeSM4 value
bits : 8 - 8 (1 bit)
access : read-only

g_IncludePKE : Generic g_IncludePKE value
bits : 9 - 9 (1 bit)
access : read-only

g_IncludeNDRNG : Generic g_IncludeNDRNG value
bits : 10 - 10 (1 bit)
access : read-only


BA411E_HW_CFG_1

No Description
address_offset : 0x404 Bytes (0x0)
size : -1 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

BA411E_HW_CFG_1 BA411E_HW_CFG_1 read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 g_AesModesPoss g_CS g_UseMasking g_Keysize

g_AesModesPoss : AES Modes Supported
bits : 0 - 8 (9 bit)
access : read-only

g_CS : Generic g_CS value
bits : 16 - 16 (1 bit)
access : read-only

g_UseMasking : Generic g_UseMasking value
bits : 17 - 17 (1 bit)
access : read-only

g_Keysize : Generic g_Keysize value
bits : 24 - 26 (3 bit)
access : read-only


BA411E_HW_CFG_2

No Description
address_offset : 0x408 Bytes (0x0)
size : -1 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

BA411E_HW_CFG_2 BA411E_HW_CFG_2 read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 g_CtrSize

g_CtrSize : Generic g_CtrSize value
bits : 0 - 15 (16 bit)
access : read-only


BA413_HW_CFG

No Description
address_offset : 0x40C Bytes (0x0)
size : -1 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

BA413_HW_CFG BA413_HW_CFG read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 g_HashMaskFunc g_HashPadding g_HMAC_enabled g_HashVerifyDigest

g_HashMaskFunc : Generic g_HashMaskFunc value
bits : 0 - 6 (7 bit)
access : read-only

g_HashPadding : Generic g_HashPadding value
bits : 16 - 16 (1 bit)
access : read-only

g_HMAC_enabled : Generic g_HMAC_enabled value
bits : 17 - 17 (1 bit)
access : read-only

g_HashVerifyDigest : Generic g_HashVerifyDigest value
bits : 18 - 18 (1 bit)
access : read-only


BA418_HW_CFG

No Description
address_offset : 0x410 Bytes (0x0)
size : -1 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

BA418_HW_CFG BA418_HW_CFG read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 g_Sha3CtxtEn

g_Sha3CtxtEn : Generic g_Sha3CtxtEn value
bits : 0 - 0 (1 bit)
access : read-only


BA419_HW_CFG

No Description
address_offset : 0x414 Bytes (0x0)
size : -1 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

BA419_HW_CFG BA419_HW_CFG read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 g_SM4ModesPoss

g_SM4ModesPoss : Generic g_SM4ModesPoss value
bits : 0 - 6 (7 bit)
access : read-only


FETCHLEN

Fetcher: Length of data block. In direct mode, this register is written by the software. In scatter-gather mode, this register is not used.
address_offset : 0x8 Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

FETCHLEN FETCHLEN read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 LENGTH CONSTADDR REALIGN

LENGTH : Length of data block
bits : 0 - 27 (28 bit)
access : read-write

CONSTADDR : Constant address
bits : 28 - 28 (1 bit)
access : read-write

REALIGN : Realign length
bits : 29 - 29 (1 bit)
access : read-write


FETCHTAG

Fetcher: User tag. In direct mode, this register is written by the software. In scatter-gather mode, this register is not used.
address_offset : 0xC Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

FETCHTAG FETCHTAG read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 TAG

TAG : User tag
bits : 0 - 31 (32 bit)
access : read-write



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.