\n
address_offset : 0x0 Bytes (0x0)
size : 0x1000 byte (0x0)
mem_usage : registers
protection :
No Description
address_offset : 0x0 Bytes (0x0)
size : -1 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
IPVERSION : IP Version
bits : 0 - 31 (32 bit)
access : read-only
No Description
address_offset : 0x10 Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PPUPRIV : PPU Privilege Interrupt Enable
bits : 0 - 0 (1 bit)
access : read-write
PPUINST : PPU Instruction Interrupt Enable
bits : 2 - 2 (1 bit)
access : read-write
PPUSEC : PPU Security Interrupt Enable
bits : 16 - 16 (1 bit)
access : read-write
BMPUSEC : BMPU Security Interrupt Enable
bits : 17 - 17 (1 bit)
access : read-write
No Description
address_offset : 0x140 Bytes (0x0)
size : -1 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
PPUFSPERIPHID : Peripheral ID
bits : 0 - 7 (8 bit)
access : read-only
Set master bits to 1 to mark as a privileged master
address_offset : 0x150 Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
RADIOAES : RADIO AES DMA privileged mode
bits : 0 - 0 (1 bit)
access : read-write
RADIOSUBSYSTEM : RADIO subsystem masters privileged mode
bits : 1 - 1 (1 bit)
access : read-write
LDMA : MCU LDMA privileged mode
bits : 2 - 2 (1 bit)
access : read-write
MVPAHBDATA0 : MVPAHBDATA0 privileged mode
bits : 3 - 3 (1 bit)
access : read-write
MVPAHBDATA1 : MVPAHBDATA1 privileged mode
bits : 4 - 4 (1 bit)
access : read-write
MVPAHBDATA2 : MVPAHBDATA2 privileged mode
bits : 5 - 5 (1 bit)
access : read-write
RFECA0 : RFECA0 privileged mode
bits : 6 - 6 (1 bit)
access : read-write
RFECA1 : RFECA1 privileged mode
bits : 7 - 7 (1 bit)
access : read-write
SEEXTDMA : SEEXTDMA privileged mode
bits : 8 - 8 (1 bit)
access : read-write
Set master bits to 1 to mark as a secure master
address_offset : 0x170 Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
RADIOAES : RADIOAES DMA secure mode
bits : 0 - 0 (1 bit)
access : read-write
RADIOSUBSYSTEM : RADIO subsystem masters secure mode
bits : 1 - 1 (1 bit)
access : read-write
LDMA : MCU LDMA secure mode
bits : 2 - 2 (1 bit)
access : read-write
MVPAHBDATA0 : MVPAHBDATA0 secure mode
bits : 3 - 3 (1 bit)
access : read-write
MVPAHBDATA1 : MVPAHBDATA1 secure mode
bits : 4 - 4 (1 bit)
access : read-write
MVPAHBDATA2 : MVPAHBDATA2 secure mode
bits : 5 - 5 (1 bit)
access : read-write
RFECA0 : RFECA0 secure mode
bits : 6 - 6 (1 bit)
access : read-write
RFECA1 : RFECA1 secure mode
bits : 7 - 7 (1 bit)
access : read-write
SEEXTDMA : SEEXTDMA secure mode
bits : 8 - 8 (1 bit)
access : read-write
Holds the M33 control settings
address_offset : 0x20 Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
LOCKSVTAIRCR : New BitField
bits : 0 - 0 (1 bit)
access : read-write
LOCKNSVTOR : New BitField
bits : 1 - 1 (1 bit)
access : read-write
LOCKSMPU : New BitField
bits : 2 - 2 (1 bit)
access : read-write
LOCKNSMPU : New BitField
bits : 3 - 3 (1 bit)
access : read-write
LOCKSAU : New BitField
bits : 4 - 4 (1 bit)
access : read-write
No Description
address_offset : 0x250 Bytes (0x0)
size : -1 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
BMPUFSMASTERID : Master ID
bits : 0 - 7 (8 bit)
access : read-only
No Description
address_offset : 0x254 Bytes (0x0)
size : -1 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
BMPUFSADDR : Fault Address
bits : 0 - 31 (32 bit)
access : read-only
No Description
address_offset : 0x260 Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
ESAUR3NS : Region 3 Non-Secure
bits : 12 - 12 (1 bit)
access : read-write
No Description
address_offset : 0x264 Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
ESAUR11NS : Region 11 Non-Secure
bits : 12 - 12 (1 bit)
access : read-write
No Description
address_offset : 0x270 Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
ESAUMRB01 : Moveable Region Boundary
bits : 12 - 27 (16 bit)
access : read-write
No Description
address_offset : 0x274 Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
ESAUMRB12 : Moveable Region Boundary
bits : 12 - 27 (16 bit)
access : read-write
No Description
address_offset : 0x280 Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
ESAUMRB45 : Moveable Region Boundary
bits : 12 - 27 (16 bit)
access : read-write
No Description
address_offset : 0x284 Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
ESAUMRB56 : Moveable Region Boundary
bits : 12 - 27 (16 bit)
access : read-write
No Description
address_offset : 0x4 Bytes (0x0)
size : -1 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
SMULOCK : SMU Lock
bits : 0 - 0 (1 bit)
access : read-only
Enumeration:
0 : UNLOCKED
1 : LOCKED
End of enumeration elements list.
SMUPRGERR : SMU Programming Error
bits : 1 - 1 (1 bit)
access : read-only
Set peripheral bits to 1 to mark as privileged access only
address_offset : 0x40 Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
EMU : EMU Privileged Access
bits : 1 - 1 (1 bit)
access : read-write
CMU : CMU Privileged Access
bits : 2 - 2 (1 bit)
access : read-write
HFRCO0 : HFRCO0 Privileged Access
bits : 3 - 3 (1 bit)
access : read-write
FSRCO : FSRCO Privileged Access
bits : 4 - 4 (1 bit)
access : read-write
DPLL0 : DPLL0 Privileged Access
bits : 5 - 5 (1 bit)
access : read-write
LFXO : LFXO Privileged Access
bits : 6 - 6 (1 bit)
access : read-write
LFRCO : LFRCO Privileged Access
bits : 7 - 7 (1 bit)
access : read-write
ULFRCO : ULFRCO Privileged Access
bits : 8 - 8 (1 bit)
access : read-write
MSC : MSC Privileged Access
bits : 9 - 9 (1 bit)
access : read-write
ICACHE0 : ICACHE0 Privileged Access
bits : 10 - 10 (1 bit)
access : read-write
PRS : PRS Privileged Access
bits : 11 - 11 (1 bit)
access : read-write
GPIO : GPIO Privileged Access
bits : 12 - 12 (1 bit)
access : read-write
LDMA : LDMA Privileged Access
bits : 13 - 13 (1 bit)
access : read-write
LDMAXBAR : LDMAXBAR Privileged Access
bits : 14 - 14 (1 bit)
access : read-write
TIMER0 : TIMER0 Privileged Access
bits : 15 - 15 (1 bit)
access : read-write
TIMER1 : TIMER1 Privileged Access
bits : 16 - 16 (1 bit)
access : read-write
TIMER2 : TIMER2 Privileged Access
bits : 17 - 17 (1 bit)
access : read-write
TIMER3 : TIMER3 Privileged Access
bits : 18 - 18 (1 bit)
access : read-write
TIMER4 : TIMER4 Privileged Access
bits : 19 - 19 (1 bit)
access : read-write
USART0 : USART0 Privileged Access
bits : 20 - 20 (1 bit)
access : read-write
BURTC : BURTC Privileged Access
bits : 21 - 21 (1 bit)
access : read-write
I2C1 : I2C1 Privileged Access
bits : 22 - 22 (1 bit)
access : read-write
CHIPTESTCTRL : CHIPTESTCTRL Privileged Access
bits : 23 - 23 (1 bit)
access : read-write
SYSCFGCFGNS : SYSCFGCFGNS Privileged Access
bits : 24 - 24 (1 bit)
access : read-write
SYSCFG : SYSCFG Privileged Access
bits : 25 - 25 (1 bit)
access : read-write
BURAM : BURAM Privileged Access
bits : 26 - 26 (1 bit)
access : read-write
GPCRC : GPCRC Privileged Access
bits : 27 - 27 (1 bit)
access : read-write
DCDC : DCDC Privileged Access
bits : 28 - 28 (1 bit)
access : read-write
HOSTMAILBOX : HOSTMAILBOX Privileged Access
bits : 29 - 29 (1 bit)
access : read-write
EUSART1 : EUSART1 Privileged Access
bits : 30 - 30 (1 bit)
access : read-write
SYSRTC : SYSRTC Privileged Access
bits : 31 - 31 (1 bit)
access : read-write
Set peripheral bits to 1 to mark as privileged access only
address_offset : 0x44 Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
KEYSCAN : KEYSCAN Privileged Access
bits : 0 - 0 (1 bit)
access : read-write
DMEM : DMEM Privileged Access
bits : 1 - 1 (1 bit)
access : read-write
RADIOAES : RADIOAES Privileged Access
bits : 2 - 2 (1 bit)
access : read-write
SMU : SMU Privileged Access
bits : 3 - 3 (1 bit)
access : read-write
SMUCFGNS : SMUCFGNS Privileged Access
bits : 4 - 4 (1 bit)
access : read-write
LETIMER0 : LETIMER0 Privileged Access
bits : 5 - 5 (1 bit)
access : read-write
IADC0 : IADC0 Privileged Access
bits : 6 - 6 (1 bit)
access : read-write
ACMP0 : ACMP0 Privileged Access
bits : 7 - 7 (1 bit)
access : read-write
ACMP1 : ACMP1 Privileged Access
bits : 8 - 8 (1 bit)
access : read-write
AMUXCP0 : AMUXCP0 Privileged Access
bits : 9 - 9 (1 bit)
access : read-write
VDAC0 : VDAC0 Privileged Access
bits : 10 - 10 (1 bit)
access : read-write
VDAC1 : VDAC1 Privileged Access
bits : 11 - 11 (1 bit)
access : read-write
PCNT : PCNT Privileged Access
bits : 12 - 12 (1 bit)
access : read-write
HFRCO1 : HFRCO1 Privileged Access
bits : 13 - 13 (1 bit)
access : read-write
HFXO0 : HFXO0 Privileged Access
bits : 14 - 14 (1 bit)
access : read-write
I2C0 : I2C0 Privileged Access
bits : 15 - 15 (1 bit)
access : read-write
WDOG0 : WDOG0 Privileged Access
bits : 16 - 16 (1 bit)
access : read-write
WDOG1 : WDOG1 Privileged Access
bits : 17 - 17 (1 bit)
access : read-write
EUSART0 : EUSART0 Privileged Access
bits : 18 - 18 (1 bit)
access : read-write
SEMAILBOX : SEMAILBOX Privileged Access
bits : 19 - 19 (1 bit)
access : read-write
MVP : MVP Privileged Access
bits : 20 - 20 (1 bit)
access : read-write
AHBRADIO : AHBRADIO Privileged Access
bits : 21 - 21 (1 bit)
access : read-write
Set peripheral bits to 1 to mark as secure access only
address_offset : 0x60 Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
EMU : EMU Secure Access
bits : 1 - 1 (1 bit)
access : read-write
CMU : CMU Secure Access
bits : 2 - 2 (1 bit)
access : read-write
HFRCO0 : HFRCO0 Secure Access
bits : 3 - 3 (1 bit)
access : read-write
FSRCO : FSRCO Secure Access
bits : 4 - 4 (1 bit)
access : read-write
DPLL0 : DPLL0 Secure Access
bits : 5 - 5 (1 bit)
access : read-write
LFXO : LFXO Secure Access
bits : 6 - 6 (1 bit)
access : read-write
LFRCO : LFRCO Secure Access
bits : 7 - 7 (1 bit)
access : read-write
ULFRCO : ULFRCO Secure Access
bits : 8 - 8 (1 bit)
access : read-write
MSC : MSC Secure Access
bits : 9 - 9 (1 bit)
access : read-write
ICACHE0 : ICACHE0 Secure Access
bits : 10 - 10 (1 bit)
access : read-write
PRS : PRS Secure Access
bits : 11 - 11 (1 bit)
access : read-write
GPIO : GPIO Secure Access
bits : 12 - 12 (1 bit)
access : read-write
LDMA : LDMA Secure Access
bits : 13 - 13 (1 bit)
access : read-write
LDMAXBAR : LDMAXBAR Secure Access
bits : 14 - 14 (1 bit)
access : read-write
TIMER0 : TIMER0 Secure Access
bits : 15 - 15 (1 bit)
access : read-write
TIMER1 : TIMER1 Secure Access
bits : 16 - 16 (1 bit)
access : read-write
TIMER2 : TIMER2 Secure Access
bits : 17 - 17 (1 bit)
access : read-write
TIMER3 : TIMER3 Secure Access
bits : 18 - 18 (1 bit)
access : read-write
TIMER4 : TIMER4 Secure Access
bits : 19 - 19 (1 bit)
access : read-write
USART0 : USART0 Secure Access
bits : 20 - 20 (1 bit)
access : read-write
BURTC : BURTC Secure Access
bits : 21 - 21 (1 bit)
access : read-write
I2C1 : I2C1 Secure Access
bits : 22 - 22 (1 bit)
access : read-write
CHIPTESTCTRL : CHIPTESTCTRL Secure Access
bits : 23 - 23 (1 bit)
access : read-write
SYSCFGCFGNS : SYSCFGCFGNS Secure Access
bits : 24 - 24 (1 bit)
access : read-write
SYSCFG : SYSCFG Secure Access
bits : 25 - 25 (1 bit)
access : read-write
BURAM : BURAM Secure Access
bits : 26 - 26 (1 bit)
access : read-write
GPCRC : GPCRC Secure Access
bits : 27 - 27 (1 bit)
access : read-write
DCDC : DCDC Secure Access
bits : 28 - 28 (1 bit)
access : read-write
HOSTMAILBOX : HOSTMAILBOX Secure Access
bits : 29 - 29 (1 bit)
access : read-write
EUSART1 : EUSART1 Secure Access
bits : 30 - 30 (1 bit)
access : read-write
SYSRTC : SYSRTC Secure Access
bits : 31 - 31 (1 bit)
access : read-write
Set peripheral bits to 1 to mark as secure access only
address_offset : 0x64 Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
KEYSCAN : KEYSCAN Secure Access
bits : 0 - 0 (1 bit)
access : read-write
DMEM : DMEM Secure Access
bits : 1 - 1 (1 bit)
access : read-write
RADIOAES : RADIOAES Secure Access
bits : 2 - 2 (1 bit)
access : read-write
SMU : SMU Secure Access
bits : 3 - 3 (1 bit)
access : read-write
SMUCFGNS : SMUCFGNS Secure Access
bits : 4 - 4 (1 bit)
access : read-write
LETIMER0 : LETIMER0 Secure Access
bits : 5 - 5 (1 bit)
access : read-write
IADC0 : IADC0 Secure Access
bits : 6 - 6 (1 bit)
access : read-write
ACMP0 : ACMP0 Secure Access
bits : 7 - 7 (1 bit)
access : read-write
ACMP1 : ACMP1 Secure Access
bits : 8 - 8 (1 bit)
access : read-write
AMUXCP0 : AMUXCP0 Secure Access
bits : 9 - 9 (1 bit)
access : read-write
VDAC0 : VDAC0 Secure Access
bits : 10 - 10 (1 bit)
access : read-write
VDAC1 : VDAC1 Secure Access
bits : 11 - 11 (1 bit)
access : read-write
PCNT : PCNT Secure Access
bits : 12 - 12 (1 bit)
access : read-write
HFRCO1 : HFRCO1 Secure Access
bits : 13 - 13 (1 bit)
access : read-write
HFXO0 : HFXO0 Secure Access
bits : 14 - 14 (1 bit)
access : read-write
I2C0 : I2C0 Secure Access
bits : 15 - 15 (1 bit)
access : read-write
WDOG0 : WDOG0 Secure Access
bits : 16 - 16 (1 bit)
access : read-write
WDOG1 : WDOG1 Secure Access
bits : 17 - 17 (1 bit)
access : read-write
EUSART0 : EUSART0 Secure Access
bits : 18 - 18 (1 bit)
access : read-write
SEMAILBOX : SEMAILBOX Secure Access
bits : 19 - 19 (1 bit)
access : read-write
MVP : MVP Secure Access
bits : 20 - 20 (1 bit)
access : read-write
AHBRADIO : AHBRADIO Secure Access
bits : 21 - 21 (1 bit)
access : read-write
No Description
address_offset : 0x8 Bytes (0x0)
size : -1 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
SMULOCKKEY :
bits : 0 - 23 (24 bit)
access : write-only
Enumeration:
11325013 : UNLOCK
Unlocks Registers
End of enumeration elements list.
No Description
address_offset : 0xC Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PPUPRIV : PPU Privilege Interrupt Flag
bits : 0 - 0 (1 bit)
access : read-write
PPUINST : PPU Instruction Interrupt Flag
bits : 2 - 2 (1 bit)
access : read-write
PPUSEC : PPU Security Interrupt Flag
bits : 16 - 16 (1 bit)
access : read-write
BMPUSEC : BMPU Security Interrupt Flag
bits : 17 - 17 (1 bit)
access : read-write
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.