\n

SRAM

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x1 byte (0x0)
mem_usage : registers
protection : not protected

address_offset : 0x4 Bytes (0x0)
size : 0x1 byte (0x0)
mem_usage : registers
protection : not protected

Registers

PARIOAD

SRAMPRCR


PARIOAD

SRAM Parity Error Operation After Detection Register
address_offset : 0x0 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PARIOAD PARIOAD read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 OAD

OAD : Operation After Detection
bits : 0 - -1 (0 bit)
access : read-write

Enumeration:

#0 : 0

Non-maskable interrupt

#1 : 1

Reset

End of enumeration elements list.


SRAMPRCR

SRAM Protection Register
address_offset : 0x4 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SRAMPRCR SRAMPRCR read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 SRAMPRCR KW

SRAMPRCR : Register Write Control
bits : 0 - -1 (0 bit)
access : read-write

Enumeration:

#0 : 0

Disable writes to protected registers

#1 : 1

Enable writes to protected registers

End of enumeration elements list.

KW : Write Key Code
bits : 1 - 6 (6 bit)
access : write-only



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.