\n
address_offset : 0x0 Bytes (0x0)
size : 0x2 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x4 Bytes (0x0)
size : 0x9 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0xE Bytes (0x0)
size : 0x28 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x40 Bytes (0x0)
size : 0xE byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x7A Bytes (0x0)
size : 0x1 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x7E Bytes (0x0)
size : 0x1 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x80 Bytes (0x0)
size : 0x2 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x84 Bytes (0x0)
size : 0x4 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x8A Bytes (0x0)
size : 0x1 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x8C Bytes (0x0)
size : 0x1 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x90 Bytes (0x0)
size : 0x15 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0xA6 Bytes (0x0)
size : 0x1 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0xA8 Bytes (0x0)
size : 0x5 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0xDD Bytes (0x0)
size : 0xE byte (0x0)
mem_usage : registers
protection : not protected
A/D Control Register
address_offset : 0x0 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DBLANS : Double Trigger Channel Select
bits : 0 - 3 (4 bit)
access : read-write
GBADIE : Group B Scan End Interrupt and ELC Event Enable
bits : 6 - 5 (0 bit)
access : read-write
Enumeration:
#0 : 0
Disable ADC120_GBADI interrupt generation on group B scan completion.
#1 : 1
Enable ADC120_GBADI interrupt generation on group B scan completion.
End of enumeration elements list.
DBLE : Double Trigger Mode Select
bits : 7 - 6 (0 bit)
access : read-write
Enumeration:
#0 : 0
Deselect double-trigger mode.
#1 : 1
Select double-trigger mode.
End of enumeration elements list.
EXTRG : Trigger Select
bits : 8 - 7 (0 bit)
access : read-write
Enumeration:
#0 : 0
Start A/D conversion by the synchronous trigger (ELC).
#1 : 1
Start A/D conversion by the asynchronous trigger (ADTRG0).
End of enumeration elements list.
TRGE : Trigger Start Enable
bits : 9 - 8 (0 bit)
access : read-write
Enumeration:
#0 : 0
Disable A/D conversion to be started by the synchronous or asynchronous trigger
#1 : 1
Enable A/D conversion to be started by the synchronous or asynchronous trigger
End of enumeration elements list.
ADHSC : A/D Conversion Mode Select
bits : 10 - 9 (0 bit)
access : read-write
Enumeration:
#0 : 0
High-speed A/D conversion mode
#1 : 1
Low-power A/D conversion mode
End of enumeration elements list.
ADCS : Scan Mode Select
bits : 13 - 13 (1 bit)
access : read-write
Enumeration:
#00 : 00
Single scan mode
#01 : 01
Group scan mode
#10 : 10
Continuous scan mode
#11 : 11
Setting prohibited
End of enumeration elements list.
ADST : A/D Conversion Start
bits : 15 - 14 (0 bit)
access : read-write
Enumeration:
#0 : 0
Stop A/D conversion process.
#1 : 1
Start A/D conversion process.
End of enumeration elements list.
A/D Conversion Start Trigger Select Register
address_offset : 0x10 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TRSB : A/D Conversion Start Trigger Select for Group B
bits : 0 - 4 (5 bit)
access : read-write
TRSA : A/D Conversion Start Trigger Select
bits : 8 - 12 (5 bit)
access : read-write
A/D Conversion Extended Input Control Registers
address_offset : 0x12 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TSSAD : Temperature Sensor Output A/D-Converted Value Addition/Average Mode Select
bits : 0 - -1 (0 bit)
access : read-write
Enumeration:
#0 : 0
Do not select addition/average mode for temperature sensor output.
#1 : 1
Select addition/average mode for temperature sensor output.
End of enumeration elements list.
OCSAD : Internal Reference Voltage A/D-Converted Value Addition/Average Mode Select
bits : 1 - 0 (0 bit)
access : read-write
Enumeration:
#0 : 0
Do not select addition/average mode for internal reference voltage.
#1 : 1
Select addition/average mode for internal reference voltage.
End of enumeration elements list.
TSSA : Temperature Sensor Output A/D Conversion Select
bits : 8 - 7 (0 bit)
access : read-write
Enumeration:
#0 : 0
Disable A/D conversion of temperature sensor output
#1 : 1
Enable A/D conversion of temperature sensor output
End of enumeration elements list.
OCSA : Internal Reference Voltage A/D Conversion Select
bits : 9 - 8 (0 bit)
access : read-write
Enumeration:
#0 : 0
Disable A/D conversion of internal reference voltage
#1 : 1
Enable A/D conversion of internal reference voltage
End of enumeration elements list.
A/D Channel Select Register B0
address_offset : 0x14 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
ANSBn : A/D Conversion Channels Select
bits : 0 - 14 (15 bit)
access : read-write
Enumeration:
#0 : 0
Do not select associated input channel.
#1 : 1
Select associated input channel.
End of enumeration elements list.
A/D Channel Select Register B1
address_offset : 0x16 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
ANSBn : A/D Conversion Channels Select
bits : 0 - 14 (15 bit)
access : read-write
Enumeration:
#0 : 0
Do not select associated input channel.
#1 : 1
Select associated input channel.
End of enumeration elements list.
A/D Data Duplexing Register
address_offset : 0x18 Bytes (0x0)
size : 16 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
ADDBLDR : Converted Value 15 to 0
bits : 0 - 14 (15 bit)
access : read-only
A/D Temperature Sensor Data Register
address_offset : 0x1A Bytes (0x0)
size : 16 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
ADTSDR : Converted Value 15 to 0
bits : 0 - 14 (15 bit)
access : read-only
A/D Internal Reference Voltage Data Register
address_offset : 0x1C Bytes (0x0)
size : 16 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
ADOCDR : Converted Value 15 to 0
bits : 0 - 14 (15 bit)
access : read-only
A/D Self-Diagnosis Data Register
address_offset : 0x1E Bytes (0x0)
size : 16 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
AD : Converted Value 11 to 0
bits : 0 - 10 (11 bit)
access : read-only
DIAGST : Self-Diagnosis Status
bits : 14 - 14 (1 bit)
access : read-only
Enumeration:
#00 : 00
Self-diagnosis not executed after power-on.
#01 : 01
Self-diagnosis was executed using the 0 V voltage.
#10 : 10
Self-diagnosis was executed using the reference power supply voltage x 1/2.
#11 : 11
Self-diagnosis was executed using the reference power supply voltage.
End of enumeration elements list.
A/D Data Registers %s
address_offset : 0x20 Bytes (0x0)
size : 16 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
ADDRn : Converted Value 15 to 0
bits : 0 - 14 (15 bit)
access : read-only
A/D Data Registers %s
address_offset : 0x22 Bytes (0x0)
size : 16 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
ADDRn : Converted Value 15 to 0
bits : 0 - 14 (15 bit)
access : read-only
A/D Data Registers %s
address_offset : 0x24 Bytes (0x0)
size : 16 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
ADDRn : Converted Value 15 to 0
bits : 0 - 14 (15 bit)
access : read-only
A/D Data Registers %s
address_offset : 0x26 Bytes (0x0)
size : 16 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
ADDRn : Converted Value 15 to 0
bits : 0 - 14 (15 bit)
access : read-only
A/D Data Registers %s
address_offset : 0x28 Bytes (0x0)
size : 16 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
ADDRn : Converted Value 15 to 0
bits : 0 - 14 (15 bit)
access : read-only
A/D Data Registers %s
address_offset : 0x2A Bytes (0x0)
size : 16 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
ADDRn : Converted Value 15 to 0
bits : 0 - 14 (15 bit)
access : read-only
A/D Data Registers %s
address_offset : 0x2C Bytes (0x0)
size : 16 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
ADDRn : Converted Value 15 to 0
bits : 0 - 14 (15 bit)
access : read-only
A/D Data Registers %s
address_offset : 0x2E Bytes (0x0)
size : 16 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
ADDRn : Converted Value 15 to 0
bits : 0 - 14 (15 bit)
access : read-only
A/D Data Registers %s
address_offset : 0x30 Bytes (0x0)
size : 16 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
ADDRn : Converted Value 15 to 0
bits : 0 - 14 (15 bit)
access : read-only
A/D Data Registers %s
address_offset : 0x32 Bytes (0x0)
size : 16 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
ADDRn : Converted Value 15 to 0
bits : 0 - 14 (15 bit)
access : read-only
A/D Data Registers %s
address_offset : 0x34 Bytes (0x0)
size : 16 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
ADDRn : Converted Value 15 to 0
bits : 0 - 14 (15 bit)
access : read-only
A/D Channel Select Register A0
address_offset : 0x4 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
ANSAn : A/D Conversion Channels Select
bits : 0 - 14 (15 bit)
access : read-write
Enumeration:
#0 : 0
Do not select associated input channel.
#1 : 1
Select associated input channel.
End of enumeration elements list.
A/D CTSU TSCAP Voltage Data Register
address_offset : 0x40 Bytes (0x0)
size : 16 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
ADCTDR : Converted Value 15 to 0
bits : 0 - 14 (15 bit)
access : read-only
A/D Data Registers %s
address_offset : 0x42 Bytes (0x0)
size : 16 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
ADDRn : Converted Value 15 to 0
bits : 0 - 14 (15 bit)
access : read-only
A/D Data Registers %s
address_offset : 0x44 Bytes (0x0)
size : 16 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
ADDRn : Converted Value 15 to 0
bits : 0 - 14 (15 bit)
access : read-only
A/D Data Registers %s
address_offset : 0x46 Bytes (0x0)
size : 16 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
ADDRn : Converted Value 15 to 0
bits : 0 - 14 (15 bit)
access : read-only
A/D Data Registers %s
address_offset : 0x48 Bytes (0x0)
size : 16 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
ADDRn : Converted Value 15 to 0
bits : 0 - 14 (15 bit)
access : read-only
A/D Data Registers %s
address_offset : 0x4A Bytes (0x0)
size : 16 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
ADDRn : Converted Value 15 to 0
bits : 0 - 14 (15 bit)
access : read-only
A/D Data Registers %s
address_offset : 0x4C Bytes (0x0)
size : 16 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
ADDRn : Converted Value 15 to 0
bits : 0 - 14 (15 bit)
access : read-only
A/D Channel Select Register A1
address_offset : 0x6 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
ANSAn : A/D Conversion Channels Select
bits : 0 - 14 (15 bit)
access : read-write
Enumeration:
#0 : 0
Do not select associated input channel.
#1 : 1
Select associated input channel.
End of enumeration elements list.
A/D Disconnection Detection Control Register
address_offset : 0x7A Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
ADNDIS : Disconnection Detection Assist Setting
bits : 0 - 2 (3 bit)
access : read-write
Enumeration:
0x00 : 0x00
The disconnection detection assist function is disabled
0x01 : 0x01
Setting prohibited
: Others
The number of states for the discharge or precharge period.
End of enumeration elements list.
PCHG : Precharge/discharge select
bits : 4 - 3 (0 bit)
access : read-write
Enumeration:
#0 : 0
Discharge
#1 : 1
Precharge
End of enumeration elements list.
A/D Conversion Operation Mode Select Register
address_offset : 0x7E Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
ADSAC : Successive Approximation Control Setting
bits : 1 - 0 (0 bit)
access : read-write
Enumeration:
#0 : 0
Normal conversion mode (default)
#1 : 1
Fast conversion mode
End of enumeration elements list.
A/D-Converted Value Addition/Average Channel Select Register 0
address_offset : 0x8 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
ADSn : A/D-Converted Value Addition/Average Channel Select
bits : 0 - 14 (15 bit)
access : read-write
Enumeration:
#0 : 0
Do not select associated input channel.
#1 : 1
Select associated input channel.
End of enumeration elements list.
A/D Group Scan Priority Control Register
address_offset : 0x80 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PGS : Group Priority Operation Setting
bits : 0 - -1 (0 bit)
access : read-write
Enumeration:
#0 : 0
Operate without group priority control.
#1 : 1
Operate with group priority control.
End of enumeration elements list.
GBRSCN : Lower-Priority Group Restart Setting
bits : 1 - 0 (0 bit)
access : read-write
Enumeration:
#0 : 0
Disable rescanning of the group that was stopped in group priority operation
#1 : 1
Enable rescanning of the group that was stopped in group priority operation.
End of enumeration elements list.
GBRP : Single Scan Continuous Start
bits : 15 - 14 (0 bit)
access : read-write
Enumeration:
#0 : 0
Single scan is not continuously activated.
#1 : 1
Single scan for the group with the lower-priority is continuously activated.
End of enumeration elements list.
A/D Data Duplexing Register A
address_offset : 0x84 Bytes (0x0)
size : 16 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
ADDBLDRn : Converted Value 15 to 0
bits : 0 - 14 (15 bit)
access : read-only
A/D Data Duplexing Register B
address_offset : 0x86 Bytes (0x0)
size : 16 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
ADDBLDRn : Converted Value 15 to 0
bits : 0 - 14 (15 bit)
access : read-only
A/D High-Potential/Low-Potential Reference Voltage Control Register
address_offset : 0x8A Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
HVSEL : High-Potential Reference Voltage Select
bits : 0 - 0 (1 bit)
access : read-write
Enumeration:
#00 : 00
AVCC0 is selected as the high-potential reference voltage
#01 : 01
VREFH0 is selected as the high-potential reference voltage
#10 : 10
Internal reference voltage is selected as the high-potential reference voltage
#11 : 11
No reference voltage pin is selected (internal node discharge)
End of enumeration elements list.
LVSEL : Low-Potential Reference Voltage Select
bits : 4 - 3 (0 bit)
access : read-write
Enumeration:
#0 : 0
AVSS0 is selected as the low-potential reference voltage.
#1 : 1
VREFL0 is selected as the low-potential reference voltage.
End of enumeration elements list.
ADSLP : Sleep
bits : 7 - 6 (0 bit)
access : read-write
Enumeration:
#0 : 0
Normal operation
#1 : 1
Standby state
End of enumeration elements list.
A/D Compare Function Window A/B Status Monitor Register
address_offset : 0x8C Bytes (0x0)
size : 8 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
MONCOMB : Combination Result Monitor
bits : 0 - -1 (0 bit)
access : read-only
Enumeration:
#0 : 0
Window A/B composite conditions are not met.
#1 : 1
Window A/B composite conditions are met.
End of enumeration elements list.
MONCMPA : Comparison Result Monitor A
bits : 4 - 3 (0 bit)
access : read-only
Enumeration:
#0 : 0
Window A comparison conditions are not met.
#1 : 1
Window A comparison conditions are met.
End of enumeration elements list.
MONCMPB : Comparison Result Monitor B
bits : 5 - 4 (0 bit)
access : read-only
Enumeration:
#0 : 0
Window B comparison conditions are not met.
#1 : 1
Window B comparison conditions are met.
End of enumeration elements list.
A/D Compare Function Control Register
address_offset : 0x90 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CMPAB : Window A/B Composite Conditions Setting
bits : 0 - 0 (1 bit)
access : read-write
Enumeration:
#00 : 00
Output ADC120_WCMPM when window A OR window B comparison conditions are met. Otherwise, output ADC120_WCMPUM.
#01 : 01
Output ADC120_WCMPM when window A EXOR window B comparison conditions are met. Otherwise, output ADC120_WCMPUM.
#10 : 10
Output ADC120_WCMPM when window A AND window B comparison conditions are met. Otherwise, output ADC120_WCMPUM.
#11 : 11
Setting prohibited.
End of enumeration elements list.
CMPBE : Compare Window B Operation Enable
bits : 9 - 8 (0 bit)
access : read-write
Enumeration:
#0 : 0
Disable compare window B operation. Disable ADC120_WCMPM and ADC120_WCMPUM outputs.
#1 : 1
Enable compare window B operation.
End of enumeration elements list.
CMPAE : Compare Window A Operation Enable
bits : 11 - 10 (0 bit)
access : read-write
Enumeration:
#0 : 0
Disable compare window A operation. Disable ADC120_WCMPM and ADC120_WCMPUM outputs.
#1 : 1
Enable compare window A operation.
End of enumeration elements list.
CMPBIE : Compare B Interrupt Enable
bits : 13 - 12 (0 bit)
access : read-write
Enumeration:
#0 : 0
Disable ADC120_CMPBI interrupt when comparison conditions (window B) are met.
#1 : 1
Enable ADC120_CMPBI interrupt when comparison conditions (window B) are met.
End of enumeration elements list.
WCMPE : Window Function Setting
bits : 14 - 13 (0 bit)
access : read-write
Enumeration:
#0 : 0
Disable window function Window A and window B operate as a comparator to compare the single value on the lower side with the A/D conversion result.
#1 : 1
Enable window function Window A and window B operate as a comparator to compare the two values on the upper and lower sides with the A/D conversion result.
End of enumeration elements list.
CMPAIE : Compare A Interrupt Enable
bits : 15 - 14 (0 bit)
access : read-write
Enumeration:
#0 : 0
Disable ADC120_CMPAI interrupt when comparison conditions (window A) are met.
#1 : 1
Enable ADC120_CMPAI interrupt when comparison conditions (window A) are met.
End of enumeration elements list.
A/D Compare Function Window A Extended Input Select Register
address_offset : 0x92 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CMPTSA : Temperature Sensor Output Compare Select
bits : 0 - -1 (0 bit)
access : read-write
Enumeration:
#0 : 0
Exclude the temperature sensor output from the compare Window A target range.
#1 : 1
Include the temperature sensor output in the compare Window A target range.
End of enumeration elements list.
CMPOCA : Internal Reference Voltage Compare Select
bits : 1 - 0 (0 bit)
access : read-write
Enumeration:
#0 : 0
Exclude the internal reference voltage from the compare Window A target range.
#1 : 1
Include the internal reference voltage in the compare Window A target range.
End of enumeration elements list.
A/D Compare Function Window A Extended Input Comparison Condition Setting Register
address_offset : 0x93 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CMPLTSA : Compare Window A Temperature Sensor Output Comparison Condition Select
bits : 0 - -1 (0 bit)
access : read-write
Enumeration:
#0 : 0
When window function is disabled (ADCMPCR.WCMPE = 0) : ADCMPDR0 value > A/D-converted valueCompare Window A Temperature Sensor Output Comparison Condition Select When window function is enabled (ADCMPCR.WCMPE = 1) : Compare Window A Temperature Sensor Output Comparison ConditionA/D-converted value < ADCMPDR0 value, or A/D-converted value > ADCMPDR1 value
#1 : 1
When window function is disabled (ADCMPCR.WCMPE = 0) : ADCMPDR0 value < A/D-converted value When window function is enabled (ADCMPCR.WCMPE = 1) : ADCMPDR0 value < A/D-converted value < ADCMPDR1 value
End of enumeration elements list.
CMPLOCA : Compare Window A Internal Reference Voltage Comparison Condition Select
bits : 1 - 0 (0 bit)
access : read-write
Enumeration:
#0 : 0
When window function is disabled (ADCMPCR.WCMPE = 0) : ADCMPDR0 value > A/D-converted value When window function is enabled (ADCMPCR.WCMPE = 1): A/D-converted value < ADCMPDR0 value, or A/D-converted value > ADCMPDR1 value
#1 : 1
When window function is disabled (ADCMPCR.WCMPE = 0): ADCMPDR0 value < A/D-converted value When window function is enabled (ADCMPCR.WCMPE = 1): ADCMPDR0 value < A/D-converted value < ADCMPDR1 value
End of enumeration elements list.
A/D Compare Function Window A Channel Select Register 0
address_offset : 0x94 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CMPCHAn : Compare Window A Channel Select
bits : 0 - 14 (15 bit)
access : read-write
Enumeration:
#0 : 0
Disable compare function for associated input channel
#1 : 1
Enable compare function for associated input channel
End of enumeration elements list.
A/D Compare Function Window A Channel Select Register 1
address_offset : 0x96 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CMPCHAn : Compare Window A Channel Select
bits : 0 - 14 (15 bit)
access : read-write
Enumeration:
#0 : 0
Disable compare function for associated input channel
#1 : 1
Enable compare function for associated input channel
End of enumeration elements list.
A/D Compare Function Window A Comparison Condition Setting Register 0
address_offset : 0x98 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CMPLCHAn : Compare Window A Comparison Condition Select
bits : 0 - 14 (15 bit)
access : read-write
Enumeration:
#0 : 0
When window function is disabled (ADCMPCR.WCMPE = 0): ADCMPDR0 value > A/D-converted value When window function is enabled (ADCMPCR.WCMPE = 1): A/D-converted value < ADCMPDR0 value, or ADCMPDR1 value < A/D-converted value
#1 : 1
When window function is disabled (ADCMPCR.WCMPE = 0): ADCMPDR0 value < A/D-converted value When window function is enabled (ADCMPCR.WCMPE = 1): ADCMPDR0 value < A/D-converted value < ADCMPDR1 value
End of enumeration elements list.
A/D Compare Function Window A Comparison Condition Setting Register 1
address_offset : 0x9A Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CMPLCHAn : Compare Window A Comparison Condition Select
bits : 0 - 14 (15 bit)
access : read-write
Enumeration:
#0 : 0
When window function is disabled (ADCMPCR.WCMPE = 0): ADCMPDR0 value > A/D-converted value When window function is enabled (ADCMPCR.WCMPE = 1): A/D-converted value < ADCMPDR0 value, or ADCMPDR1 value < A/D-converted value
#1 : 1
When window function is disabled (ADCMPCR.WCMPE = 0): ADCMPDR0 value < A/D-converted value When window function is enabled (ADCMPCR.WCMPE = 1): ADCMPDR0 value < A/D-converted value < ADCMPDR1 value
End of enumeration elements list.
A/D Compare Function Window A Lower-Side/Upper-Side Level Setting Register
address_offset : 0x9C Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
A/D Compare Function Window A Lower-Side/Upper-Side Level Setting Register
address_offset : 0x9E Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
A/D-Converted Value Addition/Average Channel Select Register 1
address_offset : 0xA Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
ADSn : A/D-Converted Value Addition/Average Channel Select
bits : 0 - 14 (15 bit)
access : read-write
Enumeration:
#0 : 0
Do not select associated input channel.
#1 : 1
Select associated input channel.
End of enumeration elements list.
A/D Compare Function Window A Channel Status Register 0
address_offset : 0xA0 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CMPSTCHAn : Compare Window A Flag
bits : 0 - 14 (15 bit)
access : read-write
Enumeration:
#0 : 0
Comparison conditions are not met.
#1 : 1
Comparison conditions are met.
End of enumeration elements list.
A/D Compare Function Window A Channel Status Register1
address_offset : 0xA2 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CMPSTCHAn : Compare Window A Flag
bits : 0 - 14 (15 bit)
access : read-write
Enumeration:
#0 : 0
Comparison conditions are not met.
#1 : 1
Comparison conditions are met.
End of enumeration elements list.
A/D Compare Function Window A Extended Input Channel Status Register
address_offset : 0xA4 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CMPSTTSA : Compare Window A Temperature Sensor Output Compare Flag
bits : 0 - -1 (0 bit)
access : read-write
Enumeration:
#0 : 0
Comparison conditions are not met.
#1 : 1
Comparison conditions are met.
End of enumeration elements list.
CMPSTOCA : Compare Window A Internal Reference Voltage Compare Flag
bits : 1 - 0 (0 bit)
access : read-write
Enumeration:
#0 : 0
Comparison conditions are not met.
#1 : 1
Comparison conditions are met.
End of enumeration elements list.
A/D Compare Function Window B Channel Select Register
address_offset : 0xA6 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CMPCHB : Compare Window B Channel Select
bits : 0 - 4 (5 bit)
access : read-write
CMPLB : Compare Window B Comparison Condition Setting
bits : 7 - 6 (0 bit)
access : read-write
Enumeration:
#0 : 0
When window function is disabled (ADCMPCR.WCMPE = 0): ADWINLLB value > A/D-converted value When window function is enabled (ADCMPCR.WCMPE = 1): A/D-converted value < ADWINLLB value, or ADWINULB value < A/D-converted value
#1 : 1
When window function is disabled (ADCMPCR.WCMPE = 0): ADWINLLB value < A/D-converted value When window function is enabled (ADCMPCR.WCMPE = 1): ADWINLLB value < A/D-converted value < ADWINULB value
End of enumeration elements list.
A/D Compare Function Window B Lower-Side/Upper-Side Level Setting Register
address_offset : 0xA8 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
A/D Compare Function Window B Lower-Side/Upper-Side Level Setting Register
address_offset : 0xAA Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
A/D Compare Function Window B Status Register
address_offset : 0xAC Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CMPSTB : Compare Window B Flag
bits : 0 - -1 (0 bit)
access : read-write
Enumeration:
#0 : 0
Comparison conditions are not met.
#1 : 1
Comparison conditions are met.
End of enumeration elements list.
A/D-Converted Value Addition/Average Count Select Register
address_offset : 0xC Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
ADC : Addition/Average Count Select
bits : 0 - 1 (2 bit)
access : read-write
Enumeration:
#000 : 000
1-time conversion (no addition, same as normal conversion)
#001 : 001
2-time conversion (one addition)
#010 : 010
3-time conversion (two additions)
#011 : 011
4-time conversion (three additions)
#101 : 101
16-time conversion (15 additions)
: Others
Setting prohibited
End of enumeration elements list.
AVEE : Average Mode Select
bits : 7 - 6 (0 bit)
access : read-write
Enumeration:
#0 : 0
Enable addition mode
#1 : 1
Enable average mode
End of enumeration elements list.
A/D Sampling State Register
address_offset : 0xDD Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
SST : Sampling Time Setting
bits : 0 - 6 (7 bit)
access : read-write
A/D Sampling State Register
address_offset : 0xDE Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
SST : Sampling Time Setting
bits : 0 - 6 (7 bit)
access : read-write
A/D Sampling State Register
address_offset : 0xDF Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
SST : Sampling Time Setting
bits : 0 - 6 (7 bit)
access : read-write
A/D Control Extended Register
address_offset : 0xE Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
ACE : A/D Data Register Automatic Clearing Enable
bits : 5 - 4 (0 bit)
access : read-write
Enumeration:
#0 : 0
Disable automatic clearing
#1 : 1
Enable automatic clearing
End of enumeration elements list.
DIAGVAL : Self-Diagnosis Conversion Voltage Select
bits : 8 - 8 (1 bit)
access : read-write
Enumeration:
#00 : 00
Setting prohibited when self-diagnosis is enabled
#01 : 01
0 volts
#10 : 10
Reference power supply voltage × 1/2
#11 : 11
Reference power supply voltage
End of enumeration elements list.
DIAGLD : Self-Diagnosis Mode Select
bits : 10 - 9 (0 bit)
access : read-write
Enumeration:
#0 : 0
Select rotation mode for self-diagnosis voltage
#1 : 1
Select mixed mode for self-diagnosis voltage
End of enumeration elements list.
DIAGM : Self-Diagnosis Enable
bits : 11 - 10 (0 bit)
access : read-write
Enumeration:
#0 : 0
Disable ADC12 self-diagnosis
#1 : 1
Enable ADC12 self-diagnosis
End of enumeration elements list.
ADRFMT : A/D Data Register Format Select
bits : 15 - 14 (0 bit)
access : read-write
Enumeration:
#0 : 0
Select right-justified for the A/D data register format
#1 : 1
Select left-justified for the A/D data register format
End of enumeration elements list.
A/D Sampling State Register
address_offset : 0xE0 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
SST : Sampling Time Setting
bits : 0 - 6 (7 bit)
access : read-write
A/D Sampling State Register
address_offset : 0xE1 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
SST : Sampling Time Setting
bits : 0 - 6 (7 bit)
access : read-write
A/D Sampling State Register
address_offset : 0xE2 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
SST : Sampling Time Setting
bits : 0 - 6 (7 bit)
access : read-write
A/D Sampling State Register
address_offset : 0xE3 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
SST : Sampling Time Setting
bits : 0 - 6 (7 bit)
access : read-write
A/D Sampling State Register
address_offset : 0xE4 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
SST : Sampling Time Setting
bits : 0 - 6 (7 bit)
access : read-write
A/D Sampling State Register
address_offset : 0xE5 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
SST : Sampling Time Setting
bits : 0 - 6 (7 bit)
access : read-write
A/D Sampling State Register
address_offset : 0xE6 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
SST : Sampling Time Setting
bits : 0 - 6 (7 bit)
access : read-write
A/D Sampling State Register
address_offset : 0xE7 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
SST : Sampling Time Setting
bits : 0 - 6 (7 bit)
access : read-write
A/D Sampling State Register
address_offset : 0xE8 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
SST : Sampling Time Setting
bits : 0 - 6 (7 bit)
access : read-write
A/D Sampling State Register
address_offset : 0xE9 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
SST : Sampling Time Setting
bits : 0 - 6 (7 bit)
access : read-write
A/D Sampling State Register
address_offset : 0xEA Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
SST : Sampling Time Setting
bits : 0 - 6 (7 bit)
access : read-write
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.