\n
address_offset : 0x0 Bytes (0x0)
size : 0x6 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x8 Bytes (0x0)
size : 0x3 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0xC Bytes (0x0)
size : 0x4 byte (0x0)
mem_usage : registers
protection : not protected
AGT Counter Register
address_offset : 0x0 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
AGT Compare Match A Register
address_offset : 0x2 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
AGT Compare Match B Register
address_offset : 0x4 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
AGT Control Register
address_offset : 0x8 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TSTART : AGT Count Start
bits : 0 - -1 (0 bit)
access : read-write
Enumeration:
#0 : 0
Count stops
#1 : 1
Count starts
End of enumeration elements list.
TCSTF : AGT Count Status Flag
bits : 1 - 0 (0 bit)
access : read-only
Enumeration:
#0 : 0
Count stopped
#1 : 1
Count in progress
End of enumeration elements list.
TSTOP : AGT Count Forced Stop
bits : 2 - 1 (0 bit)
access : write-only
Enumeration:
#0 : 0
Writing is invalid
#1 : 1
The count is forcibly stopped
End of enumeration elements list.
TEDGF : Active Edge Judgment Flag
bits : 4 - 3 (0 bit)
access : read-write
Enumeration:
#0 : 0
No active edge received
#1 : 1
Active edge received
End of enumeration elements list.
TUNDF : Underflow Flag
bits : 5 - 4 (0 bit)
access : read-write
Enumeration:
#0 : 0
No underflow
#1 : 1
Underflow
End of enumeration elements list.
TCMAF : Compare Match A Flag
bits : 6 - 5 (0 bit)
access : read-write
Enumeration:
#0 : 0
No match
#1 : 1
Match
End of enumeration elements list.
TCMBF : Compare Match B Flag
bits : 7 - 6 (0 bit)
access : read-write
Enumeration:
#0 : 0
No match
#1 : 1
Match
End of enumeration elements list.
AGT Mode Register 1
address_offset : 0x9 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TMOD : Operating Mode
bits : 0 - 1 (2 bit)
access : read-write
Enumeration:
#000 : 000
Timer mode
#001 : 001
Pulse output mode
#010 : 010
Event counter mode
#011 : 011
Pulse width measurement mode
#100 : 100
Pulse period measurement mode
: Others
Setting prohibited
End of enumeration elements list.
TEDGPL : Edge Polarity
bits : 3 - 2 (0 bit)
access : read-write
Enumeration:
#0 : 0
Single-edge
#1 : 1
Both-edge
End of enumeration elements list.
TCK : Count Source
bits : 4 - 5 (2 bit)
access : read-write
Enumeration:
#000 : 000
PCLKB
#001 : 001
PCLKB/8
#011 : 011
PCLKB/2
#100 : 100
Divided clock AGTLCLK specified by CKS[2:0] bits in the AGTMR2 register
#101 : 101
Underflow event signal from AGT0
#110 : 110
Divided clock AGTSCLK specified by CKS[2:0] bits in the AGTMR2 register
: Others
Setting prohibited
End of enumeration elements list.
AGT Mode Register 2
address_offset : 0xA Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CKS : AGTLCLK or AGTSCLK Count Source Clock Frequency Division Ratio
bits : 0 - 1 (2 bit)
access : read-write
Enumeration:
#000 : 000
1/1
#001 : 001
1/2
#010 : 010
1/4
#011 : 011
1/8
#100 : 100
1/16
#101 : 101
1/32
#110 : 110
1/64
#111 : 111
1/128
End of enumeration elements list.
LPM : Low Power Mode
bits : 7 - 6 (0 bit)
access : read-write
Enumeration:
#0 : 0
Normal mode
#1 : 1
Low power mode
End of enumeration elements list.
AGT I/O Control Register
address_offset : 0xC Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TEDGSEL : I/O Polarity Switch
bits : 0 - -1 (0 bit)
access : read-write
TOE : AGTOn pin Output Enable
bits : 2 - 1 (0 bit)
access : read-write
Enumeration:
#0 : 0
AGTOn pin output disabled
#1 : 1
AGTOn pin output enabled
End of enumeration elements list.
TIPF : Input Filter
bits : 4 - 4 (1 bit)
access : read-write
Enumeration:
#00 : 00
No filter
#01 : 01
Filter sampled at PCLKB
#10 : 10
Filter sampled at PCLKB/8
#11 : 11
Filter sampled at PCLKB/32
End of enumeration elements list.
TIOGT : Count Control
bits : 6 - 6 (1 bit)
access : read-write
Enumeration:
#00 : 00
Event is always counted
#01 : 01
Event is counted during polarity period specified for AGTEEn pin
: Others
Setting prohibited
End of enumeration elements list.
AGT Event Pin Select Register
address_offset : 0xD Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
EEPS : AGTEEn Polarity Selection
bits : 2 - 1 (0 bit)
access : read-write
Enumeration:
#0 : 0
An event is counted during the low-level period
#1 : 1
An event is counted during the high-level period
End of enumeration elements list.
AGT Compare Match Function Select Register
address_offset : 0xE Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TCMEA : AGT Compare Match A Register Enable
bits : 0 - -1 (0 bit)
access : read-write
Enumeration:
#0 : 0
AGT Compare match A register disabled
#1 : 1
AGT Compare match A register enabled
End of enumeration elements list.
TOEA : AGTOAn Pin Output Enable
bits : 1 - 0 (0 bit)
access : read-write
Enumeration:
#0 : 0
AGTOAn pin output disabled
#1 : 1
AGTOAn pin output enabled
End of enumeration elements list.
TOPOLA : AGTOAn Pin Polarity Select
bits : 2 - 1 (0 bit)
access : read-write
Enumeration:
#0 : 0
AGTOAn pin output is started on low. i.e. normal output
#1 : 1
AGTOAn pin output is started on high. i.e. inverted output
End of enumeration elements list.
TCMEB : AGT Compare Match B Register Enable
bits : 4 - 3 (0 bit)
access : read-write
Enumeration:
#0 : 0
Compare match B register disabled
#1 : 1
Compare match B register enabled
End of enumeration elements list.
TOEB : AGTOBn Pin Output Enable
bits : 5 - 4 (0 bit)
access : read-write
Enumeration:
#0 : 0
AGTOBn pin output disabled
#1 : 1
AGTOBn pin output enabled
End of enumeration elements list.
TOPOLB : AGTOBn Pin Polarity Select
bits : 6 - 5 (0 bit)
access : read-write
Enumeration:
#0 : 0
AGTOBn pin output is started on low. i.e. normal output
#1 : 1
AGTOBn pin output is started on high. i.e. inverted output
End of enumeration elements list.
AGT Pin Select Register
address_offset : 0xF Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
SEL : AGTIOn Pin Select
bits : 0 - 0 (1 bit)
access : read-write
Enumeration:
#00 : 00
Select the AGTIOn except for the following pins
#01 : 01
Setting prohibited
#10 : 10
Select the P402/AGTIOn P402/AGTIOn as input only. It cannot be used for output.
#11 : 11
Select the P403/AGTIOn P403/AGTIOn as input only. It cannot be used for output.
End of enumeration elements list.
TIES : AGTIOn Pin Input Enable
bits : 4 - 3 (0 bit)
access : read-write
Enumeration:
#0 : 0
External event input is disabled during Software Standby mode
#1 : 1
External event input is enabled during Software Standby mode
End of enumeration elements list.
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.