\n

MCM

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0xA0 byte (0x0)
mem_usage : registers
protection :

Registers

PWMOE

PWMC

PWMPSQ

PWM0D

PWM1D

PWM2D

PWM01D

PWM11D

PWM21D

PWMCMP1

PWMCMP2

PWMCMP3

PWMCMP4

PWMCON1

PWMDT00

PWMDT01

PWMDT10

PWMDT11

PWMDT20

PWMDT21

PMANUALCON1

PMANUALCON2

FLTCON

POSCR

POSTDCR

PWMDMAEN

PWMINTEN

PWMINTF

PWMRLDEN

PSCON

PWMCON2

PWMDMAX

PWMDMIN

PWMDCMP1

PWMDCMP2

SC1CON

SC2CON

SC3CON

FLTWEN

PWMP


PWMOE

PWMOE
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PWMOE PWMOE read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PWMOE rev0

PWMOE :
bits : 0 - 0 (1 bit)
access : read-write

rev0 :
bits : 1 - 32 (32 bit)
access : read-write


PWMC

PWMC
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PWMC PWMC read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PWMC rev0

PWMC :
bits : 0 - 15 (16 bit)
access : read-write

rev0 :
bits : 16 - 47 (32 bit)
access : read-write


PWMPSQ

PWMPSQ
address_offset : 0x14 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PWMPSQ PWMPSQ read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PWMPSQ rev0

PWMPSQ :
bits : 0 - 15 (16 bit)
access : read-write

rev0 :
bits : 16 - 47 (32 bit)
access : read-write


PWM0D

PWM0D
address_offset : 0x18 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PWM0D PWM0D read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PWM0D rev0

PWM0D :
bits : 0 - 15 (16 bit)
access : read-write

rev0 :
bits : 16 - 47 (32 bit)
access : read-write


PWM1D

PWM1D
address_offset : 0x1C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PWM1D PWM1D read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PWM1D rev0

PWM1D :
bits : 0 - 15 (16 bit)
access : read-write

rev0 :
bits : 16 - 47 (32 bit)
access : read-write


PWM2D

PWM2D
address_offset : 0x20 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PWM2D PWM2D read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PWM2D rev0

PWM2D :
bits : 0 - 15 (16 bit)
access : read-write

rev0 :
bits : 16 - 47 (32 bit)
access : read-write


PWM01D

PWM01D
address_offset : 0x24 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PWM01D PWM01D read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PWM01D rev0

PWM01D :
bits : 0 - 15 (16 bit)
access : read-write

rev0 :
bits : 16 - 47 (32 bit)
access : read-write


PWM11D

PWM11D
address_offset : 0x28 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PWM11D PWM11D read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PWM11D rev0

PWM11D :
bits : 0 - 15 (16 bit)
access : read-write

rev0 :
bits : 16 - 47 (32 bit)
access : read-write


PWM21D

PWM21D
address_offset : 0x2C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PWM21D PWM21D read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PWM21D rev0

PWM21D :
bits : 0 - 15 (16 bit)
access : read-write

rev0 :
bits : 16 - 47 (32 bit)
access : read-write


PWMCMP1

PWMCMP1
address_offset : 0x30 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PWMCMP1 PWMCMP1 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PWMCMP1 rev0

PWMCMP1 :
bits : 0 - 15 (16 bit)
access : read-write

rev0 :
bits : 16 - 47 (32 bit)
access : read-write


PWMCMP2

PWMCMP2
address_offset : 0x34 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PWMCMP2 PWMCMP2 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PWMCMP2 rev0

PWMCMP2 :
bits : 0 - 15 (16 bit)
access : read-write

rev0 :
bits : 16 - 47 (32 bit)
access : read-write


PWMCMP3

PWMCMP3
address_offset : 0x38 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PWMCMP3 PWMCMP3 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PWMCMP3 rev0

PWMCMP3 :
bits : 0 - 15 (16 bit)
access : read-write

rev0 :
bits : 16 - 47 (32 bit)
access : read-write


PWMCMP4

PWMCMP4
address_offset : 0x3C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PWMCMP4 PWMCMP4 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PWMCMP4 rev0

PWMCMP4 :
bits : 0 - 15 (16 bit)
access : read-write

rev0 :
bits : 16 - 47 (32 bit)
access : read-write


PWMCON1

PWMCON1
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PWMCON1 PWMCON1 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PWM0S PWM1S PWM2S PWM01S PWM11S PWM21S PDCON0 PDCON1 PDCON2 PWMSYM PTMOD POSTPS POUTMOD rev0

PWM0S :
bits : 0 - 0 (1 bit)
access : read-write

PWM1S :
bits : 1 - 2 (2 bit)
access : read-write

PWM2S :
bits : 2 - 4 (3 bit)
access : read-write

PWM01S :
bits : 3 - 6 (4 bit)
access : read-write

PWM11S :
bits : 4 - 8 (5 bit)
access : read-write

PWM21S :
bits : 5 - 10 (6 bit)
access : read-write

PDCON0 :
bits : 6 - 12 (7 bit)
access : read-write

PDCON1 :
bits : 7 - 14 (8 bit)
access : read-write

PDCON2 :
bits : 8 - 16 (9 bit)
access : read-write

PWMSYM :
bits : 9 - 18 (10 bit)
access : read-write

PTMOD :
bits : 10 - 21 (12 bit)
access : read-write

POSTPS :
bits : 12 - 26 (15 bit)
access : read-write

POUTMOD :
bits : 15 - 30 (16 bit)
access : read-write

rev0 :
bits : 16 - 47 (32 bit)
access : read-write


PWMDT00

PWMDT00
address_offset : 0x40 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PWMDT00 PWMDT00 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PWMDT00 rev0

PWMDT00 :
bits : 0 - 15 (16 bit)
access : read-write

rev0 :
bits : 16 - 47 (32 bit)
access : read-write


PWMDT01

PWMDT01
address_offset : 0x44 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PWMDT01 PWMDT01 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PWMDT01 rev0

PWMDT01 :
bits : 0 - 15 (16 bit)
access : read-write

rev0 :
bits : 16 - 47 (32 bit)
access : read-write


PWMDT10

PWMDT10
address_offset : 0x48 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PWMDT10 PWMDT10 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PWMDT10 rev0

PWMDT10 :
bits : 0 - 15 (16 bit)
access : read-write

rev0 :
bits : 16 - 47 (32 bit)
access : read-write


PWMDT11

PWMDT11
address_offset : 0x4C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PWMDT11 PWMDT11 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PWMDT11 rev0

PWMDT11 :
bits : 0 - 15 (16 bit)
access : read-write

rev0 :
bits : 16 - 47 (32 bit)
access : read-write


PWMDT20

PWMDT20
address_offset : 0x50 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PWMDT20 PWMDT20 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PWMDT20 rev0

PWMDT20 :
bits : 0 - 15 (16 bit)
access : read-write

rev0 :
bits : 16 - 47 (32 bit)
access : read-write


PWMDT21

PWMDT21
address_offset : 0x54 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PWMDT21 PWMDT21 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PWMDT21 rev0

PWMDT21 :
bits : 0 - 15 (16 bit)
access : read-write

rev0 :
bits : 16 - 47 (32 bit)
access : read-write


PMANUALCON1

PMANUALCON1
address_offset : 0x58 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PMANUALCON1 PMANUALCON1 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PMANUAL0 PMANUAL1 PMANUAL2 PMANUAL01 PMANUAL11 PMANUAL21 rev0

PMANUAL0 :
bits : 0 - 0 (1 bit)
access : read-write

PMANUAL1 :
bits : 1 - 2 (2 bit)
access : read-write

PMANUAL2 :
bits : 2 - 4 (3 bit)
access : read-write

PMANUAL01 :
bits : 3 - 6 (4 bit)
access : read-write

PMANUAL11 :
bits : 4 - 8 (5 bit)
access : read-write

PMANUAL21 :
bits : 5 - 10 (6 bit)
access : read-write

rev0 :
bits : 6 - 37 (32 bit)
access : read-write


PMANUALCON2

PMANUALCON2
address_offset : 0x5C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PMANUALCON2 PMANUALCON2 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 POUT0 POUT1 POUT2 POUT01 POUT11 POUT21 rev0

POUT0 :
bits : 0 - 0 (1 bit)
access : read-write

POUT1 :
bits : 1 - 2 (2 bit)
access : read-write

POUT2 :
bits : 2 - 4 (3 bit)
access : read-write

POUT01 :
bits : 3 - 6 (4 bit)
access : read-write

POUT11 :
bits : 4 - 8 (5 bit)
access : read-write

POUT21 :
bits : 5 - 10 (6 bit)
access : read-write

rev0 :
bits : 6 - 37 (32 bit)
access : read-write


FLTCON

FLTCON
address_offset : 0x60 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

FLTCON FLTCON read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 FLTSTAT FLTM FLT2S FLT2EN FLT2DEB FLT1SEL FLT1EN rev1 FOUT0 FOUT1 rev0

FLTSTAT :
bits : 0 - 0 (1 bit)
access : read-write

FLTM :
bits : 1 - 2 (2 bit)
access : read-write

FLT2S :
bits : 2 - 4 (3 bit)
access : read-write

FLT2EN :
bits : 3 - 6 (4 bit)
access : read-write

FLT2DEB :
bits : 4 - 11 (8 bit)
access : read-write

FLT1SEL :
bits : 8 - 17 (10 bit)
access : read-write

FLT1EN :
bits : 10 - 20 (11 bit)
access : read-write

rev1 :
bits : 11 - 22 (12 bit)
access : read-write

FOUT0 :
bits : 12 - 25 (14 bit)
access : read-write

FOUT1 :
bits : 14 - 29 (16 bit)
access : read-write

rev0 :
bits : 16 - 47 (32 bit)
access : read-write


POSCR

POSCR
address_offset : 0x64 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

POSCR POSCR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 OLSG0 OLSG1 OLSG2 OLSG01 OLSG11 OLSG21 rev1 OLSEN rev0

OLSG0 :
bits : 0 - 0 (1 bit)
access : read-write

OLSG1 :
bits : 1 - 2 (2 bit)
access : read-write

OLSG2 :
bits : 2 - 4 (3 bit)
access : read-write

OLSG01 :
bits : 3 - 6 (4 bit)
access : read-write

OLSG11 :
bits : 4 - 8 (5 bit)
access : read-write

OLSG21 :
bits : 5 - 10 (6 bit)
access : read-write

rev1 :
bits : 6 - 12 (7 bit)
access : read-write

OLSEN :
bits : 7 - 14 (8 bit)
access : read-write

rev0 :
bits : 8 - 39 (32 bit)
access : read-write


POSTDCR

POSTDCR
address_offset : 0x68 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

POSTDCR POSTDCR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 rev1 OSTDEN rev0

rev1 :
bits : 0 - 6 (7 bit)
access : read-write

OSTDEN :
bits : 7 - 14 (8 bit)
access : read-write

rev0 :
bits : 8 - 39 (32 bit)
access : read-write


PWMDMAEN

PWMDMAEN
address_offset : 0x6C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PWMDMAEN PWMDMAEN read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PTUD0DE PTDD0DE PTUD1DE PTDD1DE PTUD2DE PTDD2DE PWMZDE PWMPDE rev0

PTUD0DE :
bits : 0 - 0 (1 bit)
access : read-write

PTDD0DE :
bits : 1 - 2 (2 bit)
access : read-write

PTUD1DE :
bits : 2 - 4 (3 bit)
access : read-write

PTDD1DE :
bits : 3 - 6 (4 bit)
access : read-write

PTUD2DE :
bits : 4 - 8 (5 bit)
access : read-write

PTDD2DE :
bits : 5 - 10 (6 bit)
access : read-write

PWMZDE :
bits : 6 - 12 (7 bit)
access : read-write

PWMPDE :
bits : 7 - 14 (8 bit)
access : read-write

rev0 :
bits : 8 - 39 (32 bit)
access : read-write


PWMINTEN

PWMINTEN
address_offset : 0x70 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PWMINTEN PWMINTEN read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PTUD0IE PTDD0IE PTUD1IE PTDD1IE PTUD2IE PTDD2IE PWMZIE PWMPIE FLTIE OIE OSTDIE rev0

PTUD0IE :
bits : 0 - 0 (1 bit)
access : read-write

PTDD0IE :
bits : 1 - 2 (2 bit)
access : read-write

PTUD1IE :
bits : 2 - 4 (3 bit)
access : read-write

PTDD1IE :
bits : 3 - 6 (4 bit)
access : read-write

PTUD2IE :
bits : 4 - 8 (5 bit)
access : read-write

PTDD2IE :
bits : 5 - 10 (6 bit)
access : read-write

PWMZIE :
bits : 6 - 12 (7 bit)
access : read-write

PWMPIE :
bits : 7 - 14 (8 bit)
access : read-write

FLTIE :
bits : 8 - 16 (9 bit)
access : read-write

OIE :
bits : 9 - 18 (10 bit)
access : read-write

OSTDIE :
bits : 10 - 20 (11 bit)
access : read-write

rev0 :
bits : 11 - 42 (32 bit)
access : read-write


PWMINTF

PWMINTF
address_offset : 0x74 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PWMINTF PWMINTF read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PTUD0IF PTDD0IF PTUD1IF PTDD1IF PTUD2IF PTDD2IF PWMZIF PWMPIF FLTIF OSF OSTDF SC1STAT SC2STAT SC3STAT rev1 PTUD0IFC PTDD0IFC PTUD1IFC PTDD1IFC PTUD2IFC PTDD2IFC PWMZIFC PWMPIFC FLTIFC OSFC OSTDFC SC1STATC SC2STATC SC3STATC rev0

PTUD0IF :
bits : 0 - 0 (1 bit)
access : read-only

PTDD0IF :
bits : 1 - 2 (2 bit)
access : read-only

PTUD1IF :
bits : 2 - 4 (3 bit)
access : read-only

PTDD1IF :
bits : 3 - 6 (4 bit)
access : read-only

PTUD2IF :
bits : 4 - 8 (5 bit)
access : read-only

PTDD2IF :
bits : 5 - 10 (6 bit)
access : read-only

PWMZIF :
bits : 6 - 12 (7 bit)
access : read-only

PWMPIF :
bits : 7 - 14 (8 bit)
access : read-only

FLTIF :
bits : 8 - 16 (9 bit)
access : read-only

OSF :
bits : 9 - 18 (10 bit)
access : read-only

OSTDF :
bits : 10 - 20 (11 bit)
access : read-only

SC1STAT :
bits : 11 - 22 (12 bit)
access : read-only

SC2STAT :
bits : 12 - 24 (13 bit)
access : read-only

SC3STAT :
bits : 13 - 26 (14 bit)
access : read-only

rev1 :
bits : 14 - 29 (16 bit)
access : read-write

PTUD0IFC :
bits : 16 - 32 (17 bit)
access : read-write

PTDD0IFC :
bits : 17 - 34 (18 bit)
access : read-write

PTUD1IFC :
bits : 18 - 36 (19 bit)
access : read-write

PTDD1IFC :
bits : 19 - 38 (20 bit)
access : read-write

PTUD2IFC :
bits : 20 - 40 (21 bit)
access : read-write

PTDD2IFC :
bits : 21 - 42 (22 bit)
access : read-write

PWMZIFC :
bits : 22 - 44 (23 bit)
access : read-write

PWMPIFC :
bits : 23 - 46 (24 bit)
access : read-write

FLTIFC :
bits : 24 - 48 (25 bit)
access : read-write

OSFC :
bits : 25 - 50 (26 bit)
access : read-write

OSTDFC :
bits : 26 - 52 (27 bit)
access : read-write

SC1STATC :
bits : 27 - 54 (28 bit)
access : read-write

SC2STATC :
bits : 28 - 56 (29 bit)
access : read-write

SC3STATC :
bits : 29 - 58 (30 bit)
access : read-write

rev0 :
bits : 30 - 61 (32 bit)
access : read-write


PWMRLDEN

PWMRLDEN
address_offset : 0x78 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PWMRLDEN PWMRLDEN read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PWMRLDEN rev0

PWMRLDEN :
bits : 0 - 7 (8 bit)
access : read-write

rev0 :
bits : 8 - 39 (32 bit)
access : read-write


PSCON

PSCON
address_offset : 0x7C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PSCON PSCON read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SHIFTRUN SECTOR MAXSELECT MINSELECT STATRUN rev0

SHIFTRUN :
bits : 0 - 0 (1 bit)
access : read-write

SECTOR :
bits : 1 - 4 (4 bit)
access : read-write

MAXSELECT :
bits : 4 - 9 (6 bit)
access : read-write

MINSELECT :
bits : 6 - 13 (8 bit)
access : read-write

STATRUN :
bits : 8 - 16 (9 bit)
access : read-write

rev0 :
bits : 9 - 40 (32 bit)
access : read-write


PWMCON2

PWMCON2
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PWMCON2 PWMCON2 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 CMP1 CMP2 CMP3 CMP4 OSYNC DILDEN CILDEN ZDLDEN PDLDEN ZCMLDEN PCMLDEN MCMSYNEN rev0

CMP1 :
bits : 0 - 1 (2 bit)
access : read-write

CMP2 :
bits : 2 - 5 (4 bit)
access : read-write

CMP3 :
bits : 4 - 9 (6 bit)
access : read-write

CMP4 :
bits : 6 - 13 (8 bit)
access : read-write

OSYNC :
bits : 8 - 16 (9 bit)
access : read-write

DILDEN :
bits : 9 - 18 (10 bit)
access : read-write

CILDEN :
bits : 10 - 20 (11 bit)
access : read-write

ZDLDEN :
bits : 11 - 22 (12 bit)
access : read-write

PDLDEN :
bits : 12 - 24 (13 bit)
access : read-write

ZCMLDEN :
bits : 13 - 26 (14 bit)
access : read-write

PCMLDEN :
bits : 14 - 28 (15 bit)
access : read-write

MCMSYNEN :
bits : 15 - 30 (16 bit)
access : read-write

rev0 :
bits : 16 - 47 (32 bit)
access : read-write


PWMDMAX

PWMDMAX
address_offset : 0x80 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PWMDMAX PWMDMAX read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PWMDMAX rev0

PWMDMAX :
bits : 0 - 15 (16 bit)
access : read-write

rev0 :
bits : 16 - 47 (32 bit)
access : read-write


PWMDMIN

PWMDMIN
address_offset : 0x84 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PWMDMIN PWMDMIN read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PWMDMIN rev0

PWMDMIN :
bits : 0 - 15 (16 bit)
access : read-write

rev0 :
bits : 16 - 47 (32 bit)
access : read-write


PWMDCMP1

PWMDCMP1
address_offset : 0x88 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PWMDCMP1 PWMDCMP1 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PWMDCMP1 rev0

PWMDCMP1 :
bits : 0 - 15 (16 bit)
access : read-write

rev0 :
bits : 16 - 47 (32 bit)
access : read-write


PWMDCMP2

PWMDCMP2
address_offset : 0x8C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PWMDCMP2 PWMDCMP2 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PWMDCMP2 rev0

PWMDCMP2 :
bits : 0 - 15 (16 bit)
access : read-write

rev0 :
bits : 16 - 47 (32 bit)
access : read-write


SC1CON

SC1CON
address_offset : 0x90 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SC1CON SC1CON read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SCTIME SCDEB SCPWM0EN SCPWM1EN SCPWM2EN SCS SCEN rev0

SCTIME :
bits : 0 - 3 (4 bit)
access : read-write

SCDEB :
bits : 4 - 11 (8 bit)
access : read-write

SCPWM0EN :
bits : 8 - 16 (9 bit)
access : read-write

SCPWM1EN :
bits : 9 - 18 (10 bit)
access : read-write

SCPWM2EN :
bits : 10 - 20 (11 bit)
access : read-write

SCS :
bits : 11 - 22 (12 bit)
access : read-write

SCEN :
bits : 12 - 24 (13 bit)
access : read-write

rev0 :
bits : 13 - 44 (32 bit)
access : read-write


SC2CON

SC2CON
address_offset : 0x94 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SC2CON SC2CON read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SCTIME SCDEB SCPWM0EN SCPWM1EN SCPWM2EN SCS SCEN rev0

SCTIME :
bits : 0 - 3 (4 bit)
access : read-write

SCDEB :
bits : 4 - 11 (8 bit)
access : read-write

SCPWM0EN :
bits : 8 - 16 (9 bit)
access : read-write

SCPWM1EN :
bits : 9 - 18 (10 bit)
access : read-write

SCPWM2EN :
bits : 10 - 20 (11 bit)
access : read-write

SCS :
bits : 11 - 22 (12 bit)
access : read-write

SCEN :
bits : 12 - 24 (13 bit)
access : read-write

rev0 :
bits : 13 - 44 (32 bit)
access : read-write


SC3CON

SC3CON
address_offset : 0x98 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SC3CON SC3CON read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SCTIME SCDEB SCPWM0EN SCPWM1EN SCPWM2EN SCS SCEN rev0

SCTIME :
bits : 0 - 3 (4 bit)
access : read-write

SCDEB :
bits : 4 - 11 (8 bit)
access : read-write

SCPWM0EN :
bits : 8 - 16 (9 bit)
access : read-write

SCPWM1EN :
bits : 9 - 18 (10 bit)
access : read-write

SCPWM2EN :
bits : 10 - 20 (11 bit)
access : read-write

SCS :
bits : 11 - 22 (12 bit)
access : read-write

SCEN :
bits : 12 - 24 (13 bit)
access : read-write

rev0 :
bits : 13 - 44 (32 bit)
access : read-write


FLTWEN

FLTWEN
address_offset : 0x9C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

FLTWEN FLTWEN read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 FLTWEN rev0

FLTWEN :
bits : 0 - 15 (16 bit)
access : read-write

rev0 :
bits : 16 - 47 (32 bit)
access : read-write


PWMP

PWMP
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PWMP PWMP read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PWMP rev0

PWMP :
bits : 0 - 15 (16 bit)
access : read-write

rev0 :
bits : 16 - 47 (32 bit)
access : read-write



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.