\n
address_offset : 0x0 Bytes (0x0)
size : 0x220 byte (0x0)
mem_usage : registers
protection :
CORDCSR0
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
RUN :
bits : 0 - 0 (1 bit)
access : read-write
OVF :
bits : 1 - 2 (2 bit)
access : read-only
KADJ :
bits : 2 - 4 (3 bit)
access : read-write
XYMRS :
bits : 3 - 6 (4 bit)
access : read-write
rev1 :
bits : 4 - 8 (5 bit)
access : read-write
FORMAT :
bits : 5 - 11 (7 bit)
access : read-write
MODE :
bits : 7 - 14 (8 bit)
access : read-write
rev0 :
bits : 8 - 39 (32 bit)
access : read-write
CORDCSR1
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
RUN :
bits : 0 - 0 (1 bit)
access : read-write
OVF :
bits : 1 - 2 (2 bit)
access : read-only
KADJ :
bits : 2 - 4 (3 bit)
access : read-write
XYMRS :
bits : 3 - 6 (4 bit)
access : read-write
rev1 :
bits : 4 - 8 (5 bit)
access : read-write
FORMAT :
bits : 5 - 11 (7 bit)
access : read-write
MODE :
bits : 7 - 14 (8 bit)
access : read-write
rev0 :
bits : 8 - 39 (32 bit)
access : read-write
IQDIVCSR0
address_offset : 0x100 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
RUN :
bits : 0 - 0 (1 bit)
access : read-write
SIGN :
bits : 1 - 2 (2 bit)
access : read-write
SAT :
bits : 2 - 4 (3 bit)
access : read-write
Q :
bits : 3 - 10 (8 bit)
access : read-write
CMOD :
bits : 8 - 16 (9 bit)
access : read-write
rev0 :
bits : 9 - 40 (32 bit)
access : read-write
IQDIVDND0
address_offset : 0x104 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
IQDIVSOR0
address_offset : 0x108 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
IQDIVRLT0
address_offset : 0x10C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
IQDIVCSR1
address_offset : 0x110 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
RUN :
bits : 0 - 0 (1 bit)
access : read-write
SIGN :
bits : 1 - 2 (2 bit)
access : read-write
SAT :
bits : 2 - 4 (3 bit)
access : read-write
Q :
bits : 3 - 10 (8 bit)
access : read-write
CMOD :
bits : 8 - 16 (9 bit)
access : read-write
rev0 :
bits : 9 - 40 (32 bit)
access : read-write
IQDIVDND1
address_offset : 0x114 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
IQDIVSOR1
address_offset : 0x118 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
IQDIVRLT1
address_offset : 0x11C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
OPRDX1
address_offset : 0x14 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
OPRDY1
address_offset : 0x18 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
OPRDZ1
address_offset : 0x1C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
SVCON
address_offset : 0x200 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
RUN :
bits : 0 - 0 (1 bit)
access : read-write
rev0 :
bits : 1 - 32 (32 bit)
access : read-write
SVUALPHA
address_offset : 0x204 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
SVUBETA
address_offset : 0x208 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
SVIQN
address_offset : 0x20C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
SVIQN :
bits : 0 - 7 (8 bit)
access : read-write
SVTYP :
bits : 8 - 16 (9 bit)
access : read-write
rev0 :
bits : 9 - 40 (32 bit)
access : read-write
SVTA
address_offset : 0x210 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
SVTB
address_offset : 0x214 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
SVTC
address_offset : 0x218 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
SVSECTOR
address_offset : 0x21C Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
SVSECTOR :
bits : 0 - 7 (8 bit)
access : read-only
rev0 :
bits : 8 - 39 (32 bit)
access : read-write
OPRDX0
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
OPRDY0
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
OPRDZ0
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.