\n
address_offset : 0x0 Bytes (0x0)
size : 0x1C byte (0x0)
mem_usage : registers
protection :
FR
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TWINT :
bits : 0 - 0 (1 bit)
access : read-only
rev3 :
bits : 1 - 2 (2 bit)
access : read-write
TFREE :
bits : 2 - 4 (3 bit)
access : read-only
TOUT :
bits : 3 - 6 (4 bit)
access : read-only
rev2 :
bits : 4 - 19 (16 bit)
access : read-write
TWINTC :
bits : 16 - 32 (17 bit)
access : read-write
rev1 :
bits : 17 - 34 (18 bit)
access : read-write
TFREEC :
bits : 18 - 36 (19 bit)
access : read-write
TOUTC :
bits : 19 - 38 (20 bit)
access : read-write
rev0 :
bits : 20 - 51 (32 bit)
access : read-write
DR
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DR :
bits : 0 - 7 (8 bit)
access : read-write
rev0 :
bits : 8 - 39 (32 bit)
access : read-write
ADDR
address_offset : 0x14 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
GC :
bits : 0 - 0 (1 bit)
access : read-write
ADDR :
bits : 1 - 8 (8 bit)
access : read-write
rev1 :
bits : 8 - 24 (17 bit)
access : read-write
TWIAMR :
bits : 17 - 40 (24 bit)
access : read-write
rev0 :
bits : 24 - 55 (32 bit)
access : read-write
CR
address_offset : 0x18 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
AA :
bits : 0 - 0 (1 bit)
access : read-write
STO :
bits : 1 - 2 (2 bit)
access : read-write
STA :
bits : 2 - 4 (3 bit)
access : read-write
rev2 :
bits : 3 - 6 (4 bit)
access : read-write
CR :
bits : 4 - 9 (6 bit)
access : read-write
CNT :
bits : 6 - 13 (8 bit)
access : read-write
EFREE :
bits : 8 - 16 (9 bit)
access : read-write
ETOT :
bits : 9 - 18 (10 bit)
access : read-write
TWINTE :
bits : 10 - 20 (11 bit)
access : read-write
rev1 :
bits : 11 - 25 (15 bit)
access : read-write
TWIEN :
bits : 15 - 30 (16 bit)
access : read-write
rev0 :
bits : 16 - 47 (32 bit)
access : read-write
STAT
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
rev1 :
bits : 0 - 2 (3 bit)
access : read-write
SR :
bits : 3 - 10 (8 bit)
access : read-only
rev0 :
bits : 8 - 39 (32 bit)
access : read-write
HOC
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
HOC :
bits : 0 - 7 (8 bit)
access : read-write
rev0 :
bits : 8 - 39 (32 bit)
access : read-write
BRT
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
BRT :
bits : 0 - 7 (8 bit)
access : read-write
rev0 :
bits : 8 - 39 (32 bit)
access : read-write
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.