\n

GPIO_CFG

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x1C byte (0x0)
mem_usage : registers
protection :

Registers

OTYPER

AFRH

TTLEN

LCKR

ODRVR

PUPDR

AFRL


OTYPER

OTYPER
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

OTYPER OTYPER read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 OT rev0

OT :
bits : 0 - 15 (16 bit)
access : read-write

rev0 :
bits : 16 - 47 (32 bit)
access : read-write


AFRH

AFRH
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

AFRH AFRH read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 AFR8 AFR9 AFR10 AFR11 AFR12 AFR13 AFR14 AFR15

AFR8 :
bits : 0 - 3 (4 bit)
access : read-write

AFR9 :
bits : 4 - 11 (8 bit)
access : read-write

AFR10 :
bits : 8 - 19 (12 bit)
access : read-write

AFR11 :
bits : 12 - 27 (16 bit)
access : read-write

AFR12 :
bits : 16 - 35 (20 bit)
access : read-write

AFR13 :
bits : 20 - 43 (24 bit)
access : read-write

AFR14 :
bits : 24 - 51 (28 bit)
access : read-write

AFR15 :
bits : 28 - 59 (32 bit)
access : read-write


TTLEN

TTLEN
address_offset : 0x14 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

TTLEN TTLEN read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 rev3 PA2 PA3 rev2 PA8 rev1 PA11 rev0

rev3 :
bits : 0 - 1 (2 bit)
access : read-write

PA2 :
bits : 2 - 4 (3 bit)
access : read-write

PA3 :
bits : 3 - 6 (4 bit)
access : read-write

rev2 :
bits : 4 - 11 (8 bit)
access : read-write

PA8 :
bits : 8 - 16 (9 bit)
access : read-write

rev1 :
bits : 9 - 19 (11 bit)
access : read-write

PA11 :
bits : 11 - 22 (12 bit)
access : read-write

rev0 :
bits : 12 - 43 (32 bit)
access : read-write


LCKR

LCKR
address_offset : 0x18 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

LCKR LCKR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 LCK LOCK

LCK :
bits : 0 - 15 (16 bit)
access : read-write

LOCK :
bits : 16 - 47 (32 bit)
access : read-write


ODRVR

ODRVR
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ODRVR ODRVR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ODRVR0 ODRVR1 ODRVR2 ODRVR3 ODRVR4 ODRVR5 ODRVR6 ODRVR7 ODRVR8 ODRVR9 ODRVR10 ODRVR11 ODRVR12 ODRVR13 ODRVR14 ODRVR15

ODRVR0 :
bits : 0 - 1 (2 bit)
access : read-write

ODRVR1 :
bits : 2 - 5 (4 bit)
access : read-write

ODRVR2 :
bits : 4 - 9 (6 bit)
access : read-write

ODRVR3 :
bits : 6 - 13 (8 bit)
access : read-write

ODRVR4 :
bits : 8 - 17 (10 bit)
access : read-write

ODRVR5 :
bits : 10 - 21 (12 bit)
access : read-write

ODRVR6 :
bits : 12 - 25 (14 bit)
access : read-write

ODRVR7 :
bits : 14 - 29 (16 bit)
access : read-write

ODRVR8 :
bits : 16 - 33 (18 bit)
access : read-write

ODRVR9 :
bits : 18 - 37 (20 bit)
access : read-write

ODRVR10 :
bits : 20 - 41 (22 bit)
access : read-write

ODRVR11 :
bits : 22 - 45 (24 bit)
access : read-write

ODRVR12 :
bits : 24 - 49 (26 bit)
access : read-write

ODRVR13 :
bits : 26 - 53 (28 bit)
access : read-write

ODRVR14 :
bits : 28 - 57 (30 bit)
access : read-write

ODRVR15 :
bits : 30 - 61 (32 bit)
access : read-write


PUPDR

PUPDR
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PUPDR PUPDR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PUPDR0 PUPDR1 PUPDR2 PUPDR3 PUPDR4 PUPDR5 PUPDR6 PUPDR7 PUPDR8 PUPDR9 PUPDR10 PUPDR11 PUPDR12 PUPDR13 PUPDR14 PUPDR15

PUPDR0 :
bits : 0 - 1 (2 bit)
access : read-write

PUPDR1 :
bits : 2 - 5 (4 bit)
access : read-write

PUPDR2 :
bits : 4 - 9 (6 bit)
access : read-write

PUPDR3 :
bits : 6 - 13 (8 bit)
access : read-write

PUPDR4 :
bits : 8 - 17 (10 bit)
access : read-write

PUPDR5 :
bits : 10 - 21 (12 bit)
access : read-write

PUPDR6 :
bits : 12 - 25 (14 bit)
access : read-write

PUPDR7 :
bits : 14 - 29 (16 bit)
access : read-write

PUPDR8 :
bits : 16 - 33 (18 bit)
access : read-write

PUPDR9 :
bits : 18 - 37 (20 bit)
access : read-write

PUPDR10 :
bits : 20 - 41 (22 bit)
access : read-write

PUPDR11 :
bits : 22 - 45 (24 bit)
access : read-write

PUPDR12 :
bits : 24 - 49 (26 bit)
access : read-write

PUPDR13 :
bits : 26 - 53 (28 bit)
access : read-write

PUPDR14 :
bits : 28 - 57 (30 bit)
access : read-write

PUPDR15 :
bits : 30 - 61 (32 bit)
access : read-write


AFRL

AFRL
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

AFRL AFRL read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 AFR0 AFR1 AFR2 AFR3 AFR4 AFR5 AFR6 AFR7

AFR0 :
bits : 0 - 3 (4 bit)
access : read-write

AFR1 :
bits : 4 - 11 (8 bit)
access : read-write

AFR2 :
bits : 8 - 19 (12 bit)
access : read-write

AFR3 :
bits : 12 - 27 (16 bit)
access : read-write

AFR4 :
bits : 16 - 35 (20 bit)
access : read-write

AFR5 :
bits : 20 - 43 (24 bit)
access : read-write

AFR6 :
bits : 24 - 51 (28 bit)
access : read-write

AFR7 :
bits : 28 - 59 (32 bit)
access : read-write



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.