\n
address_offset : 0x0 Bytes (0x0)
size : 0x8C byte (0x0)
mem_usage : registers
protection :
GTHCR
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CSHW :
bits : 0 - 1 (2 bit)
access : read-write
CPHW :
bits : 2 - 5 (4 bit)
access : read-write
CCHW :
bits : 4 - 9 (6 bit)
access : read-write
SYNC :
bits : 6 - 13 (8 bit)
access : read-write
CCSW :
bits : 8 - 16 (9 bit)
access : read-write
rev0 :
bits : 9 - 40 (32 bit)
access : read-write
GTIOR
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
GTIOA :
bits : 0 - 5 (6 bit)
access : read-write
OADFLT :
bits : 6 - 12 (7 bit)
access : read-write
OAHLD :
bits : 7 - 14 (8 bit)
access : read-write
GTIOB :
bits : 8 - 21 (14 bit)
access : read-write
OBDFLT :
bits : 14 - 28 (15 bit)
access : read-write
OBHLD :
bits : 15 - 30 (16 bit)
access : read-write
rev0 :
bits : 16 - 47 (32 bit)
access : read-write
GTINTAD
address_offset : 0x14 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
GTINTA :
bits : 0 - 0 (1 bit)
access : read-write
GTINTB :
bits : 1 - 2 (2 bit)
access : read-write
GTINTPR :
bits : 2 - 5 (4 bit)
access : read-write
EINT :
bits : 4 - 8 (5 bit)
access : read-write
OINT :
bits : 5 - 10 (6 bit)
access : read-write
rev1 :
bits : 6 - 13 (8 bit)
access : read-write
ADTRAUEN :
bits : 8 - 16 (9 bit)
access : read-write
ADTRADEN :
bits : 9 - 18 (10 bit)
access : read-write
ADTRBUEN :
bits : 10 - 20 (11 bit)
access : read-write
ADTRBDEN :
bits : 11 - 22 (12 bit)
access : read-write
rev0 :
bits : 12 - 43 (32 bit)
access : read-write
GTDMA
address_offset : 0x18 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TA :
bits : 0 - 0 (1 bit)
access : read-write
TB :
bits : 1 - 2 (2 bit)
access : read-write
PR :
bits : 2 - 5 (4 bit)
access : read-write
rev0 :
bits : 4 - 35 (32 bit)
access : read-write
GTCR
address_offset : 0x1C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
MD :
bits : 0 - 2 (3 bit)
access : read-write
rev2 :
bits : 3 - 10 (8 bit)
access : read-write
TPSC :
bits : 8 - 16 (9 bit)
access : read-write
HIZ :
bits : 9 - 18 (10 bit)
access : read-write
rev1 :
bits : 10 - 21 (12 bit)
access : read-write
CCLR :
bits : 12 - 25 (14 bit)
access : read-write
rev0 :
bits : 14 - 45 (32 bit)
access : read-write
GTPSQ
address_offset : 0x20 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
GTPSQ :
bits : 0 - 15 (16 bit)
access : read-write
rev0 :
bits : 16 - 47 (32 bit)
access : read-write
GTBER
address_offset : 0x24 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CCRA :
bits : 0 - 1 (2 bit)
access : read-write
CCRB :
bits : 2 - 5 (4 bit)
access : read-write
PR :
bits : 4 - 9 (6 bit)
access : read-write
CCRSWT :
bits : 6 - 12 (7 bit)
access : read-write
rev2 :
bits : 7 - 14 (8 bit)
access : read-write
ADTTA :
bits : 8 - 17 (10 bit)
access : read-write
ADTDA :
bits : 10 - 20 (11 bit)
access : read-write
rev1 :
bits : 11 - 22 (12 bit)
access : read-write
ADTTB :
bits : 12 - 25 (14 bit)
access : read-write
ADTDB :
bits : 14 - 28 (15 bit)
access : read-write
rev0 :
bits : 15 - 46 (32 bit)
access : read-write
GTUDC
address_offset : 0x28 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
UD :
bits : 0 - 0 (1 bit)
access : read-write
UDF :
bits : 1 - 2 (2 bit)
access : read-write
rev0 :
bits : 2 - 33 (32 bit)
access : read-write
GTITC
address_offset : 0x2C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
ITLA :
bits : 0 - 0 (1 bit)
access : read-write
ITLB :
bits : 1 - 2 (2 bit)
access : read-write
rev4 :
bits : 2 - 5 (4 bit)
access : read-write
IVTC :
bits : 4 - 9 (6 bit)
access : read-write
rev3 :
bits : 6 - 13 (8 bit)
access : read-write
IVTT :
bits : 8 - 18 (11 bit)
access : read-write
rev2 :
bits : 11 - 22 (12 bit)
access : read-write
ADTAL :
bits : 12 - 24 (13 bit)
access : read-write
rev1 :
bits : 13 - 26 (14 bit)
access : read-write
ADTBL :
bits : 14 - 28 (15 bit)
access : read-write
rev0 :
bits : 15 - 46 (32 bit)
access : read-write
GTST
address_offset : 0x30 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TCFA :
bits : 0 - 0 (1 bit)
access : read-only
TCFB :
bits : 1 - 2 (2 bit)
access : read-only
TCFPO :
bits : 2 - 4 (3 bit)
access : read-only
TCFPU :
bits : 3 - 6 (4 bit)
access : read-only
DTEF :
bits : 4 - 8 (5 bit)
access : read-only
OSF :
bits : 5 - 10 (6 bit)
access : read-only
rev2 :
bits : 6 - 13 (8 bit)
access : read-write
ITCNT :
bits : 8 - 18 (11 bit)
access : read-only
rev1 :
bits : 11 - 25 (15 bit)
access : read-write
TUCF :
bits : 15 - 30 (16 bit)
access : read-only
TCFAC :
bits : 16 - 32 (17 bit)
access : read-write
TCFBC :
bits : 17 - 34 (18 bit)
access : read-write
TCFPOC :
bits : 18 - 36 (19 bit)
access : read-write
TCFPUC :
bits : 19 - 38 (20 bit)
access : read-write
DTEFC :
bits : 20 - 40 (21 bit)
access : read-write
OSFC :
bits : 21 - 42 (22 bit)
access : read-write
rev0 :
bits : 22 - 53 (32 bit)
access : read-write
GTCNT
address_offset : 0x34 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TCNTL :
bits : 0 - 15 (16 bit)
access : read-write
TCNTH :
bits : 16 - 47 (32 bit)
access : read-write
GTCCRA
address_offset : 0x38 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
GTCCRAL :
bits : 0 - 15 (16 bit)
access : read-write
GTCCRAH :
bits : 16 - 47 (32 bit)
access : read-only
GTCCRB
address_offset : 0x3C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
GTCCRBL :
bits : 0 - 15 (16 bit)
access : read-write
GTCCRBH :
bits : 16 - 47 (32 bit)
access : read-only
GTDEB
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DEB :
bits : 0 - 3 (4 bit)
access : read-write
rev1 :
bits : 4 - 11 (8 bit)
access : read-write
INAE :
bits : 8 - 16 (9 bit)
access : read-write
INBE :
bits : 9 - 18 (10 bit)
access : read-write
rev0 :
bits : 10 - 41 (32 bit)
access : read-write
GTCCRC
address_offset : 0x40 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
GTCCRCL :
bits : 0 - 15 (16 bit)
access : read-write
GTCCRCH :
bits : 16 - 47 (32 bit)
access : read-only
GTCCRD
address_offset : 0x44 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
GTCCRDL :
bits : 0 - 15 (16 bit)
access : read-write
GTCCRDH :
bits : 16 - 47 (32 bit)
access : read-only
GTCCRE
address_offset : 0x48 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
GTCCREL :
bits : 0 - 15 (16 bit)
access : read-write
GTCCREH :
bits : 16 - 47 (32 bit)
access : read-only
GTCCRF
address_offset : 0x4C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
GTCCRFL :
bits : 0 - 15 (16 bit)
access : read-write
GTCCRFH :
bits : 16 - 47 (32 bit)
access : read-only
GTPR
address_offset : 0x50 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
GTPR :
bits : 0 - 15 (16 bit)
access : read-write
rev0 :
bits : 16 - 47 (32 bit)
access : read-write
GTPBR
address_offset : 0x54 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
GTPBR :
bits : 0 - 15 (16 bit)
access : read-write
rev0 :
bits : 16 - 47 (32 bit)
access : read-write
GTPDBR
address_offset : 0x58 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
GTPDBR :
bits : 0 - 15 (16 bit)
access : read-write
rev0 :
bits : 16 - 47 (32 bit)
access : read-write
GTADTRA
address_offset : 0x5C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
GTADTRA :
bits : 0 - 15 (16 bit)
access : read-write
rev0 :
bits : 16 - 47 (32 bit)
access : read-write
GTADTRB
address_offset : 0x60 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
GTADTRB :
bits : 0 - 15 (16 bit)
access : read-write
rev0 :
bits : 16 - 47 (32 bit)
access : read-write
GTADTBRA
address_offset : 0x64 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
GTADTBRA :
bits : 0 - 15 (16 bit)
access : read-write
rev0 :
bits : 16 - 47 (32 bit)
access : read-write
GTADTBRB
address_offset : 0x68 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
GTADTBRB :
bits : 0 - 15 (16 bit)
access : read-write
rev0 :
bits : 16 - 47 (32 bit)
access : read-write
GTADTDBRA
address_offset : 0x6C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
GTADTDBRA :
bits : 0 - 15 (16 bit)
access : read-write
rev0 :
bits : 16 - 47 (32 bit)
access : read-write
GTADTDBRB
address_offset : 0x70 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
GTADTDBRB :
bits : 0 - 15 (16 bit)
access : read-write
rev0 :
bits : 16 - 47 (32 bit)
access : read-write
GTDTCR
address_offset : 0x74 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TDE :
bits : 0 - 0 (1 bit)
access : read-write
rev2 :
bits : 1 - 4 (4 bit)
access : read-write
TDBUE :
bits : 4 - 8 (5 bit)
access : read-write
TDBDE :
bits : 5 - 10 (6 bit)
access : read-write
rev1 :
bits : 6 - 13 (8 bit)
access : read-write
TDFER :
bits : 8 - 16 (9 bit)
access : read-write
rev0 :
bits : 9 - 40 (32 bit)
access : read-write
GTDVU
address_offset : 0x78 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
GTDVU :
bits : 0 - 15 (16 bit)
access : read-write
rev0 :
bits : 16 - 47 (32 bit)
access : read-write
GTDVD
address_offset : 0x7C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
GTDVD :
bits : 0 - 15 (16 bit)
access : read-write
rev0 :
bits : 16 - 47 (32 bit)
access : read-write
GTWP
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
GTWP :
bits : 0 - 7 (8 bit)
access : read-write
rev0 :
bits : 8 - 39 (32 bit)
access : read-write
GTDBU
address_offset : 0x80 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
GTDBU :
bits : 0 - 15 (16 bit)
access : read-write
rev0 :
bits : 16 - 47 (32 bit)
access : read-write
GTDBD
address_offset : 0x84 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
GTDBD :
bits : 0 - 15 (16 bit)
access : read-write
rev0 :
bits : 16 - 47 (32 bit)
access : read-write
GTOSCR
address_offset : 0x88 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
OLSGA :
bits : 0 - 0 (1 bit)
access : read-write
OLSGB :
bits : 1 - 2 (2 bit)
access : read-write
rev1 :
bits : 2 - 8 (7 bit)
access : read-write
OLSEN :
bits : 7 - 14 (8 bit)
access : read-write
rev0 :
bits : 8 - 39 (32 bit)
access : read-write
GTBDR
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
BDCCR :
bits : 0 - 0 (1 bit)
access : read-write
BDPR :
bits : 1 - 2 (2 bit)
access : read-write
BDADTR :
bits : 2 - 4 (3 bit)
access : read-write
BDDV :
bits : 3 - 6 (4 bit)
access : read-write
rev0 :
bits : 4 - 35 (32 bit)
access : read-write
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.